共 50 条
- [31] EFFECTIVE RECONFIGURATION ALGORITHMS IN FAULT-TOLERANT PROCESSOR ARRAYS [J]. COMPUTING SYSTEMS, 1990, 5 (03): : 169 - 177
- [32] Highly fault-tolerant FPGA processor by degrading strategy [J]. 2002 PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2002, : 75 - 78
- [33] Interlocking bus network for fault-tolerant processor arrays [J]. Proceedings of the International GI/ITG/GMA Conference, 1991,
- [37] Modelling multiple faults in fault-tolerant processor architectures [J]. ELECTRONICS LETTERS, 2005, 41 (21) : 1162 - 1163
- [38] FAULT-TOLERANT MATRIX-INVERSION ON PROCESSOR ARRAY [J]. ELECTRONICS LETTERS, 1992, 28 (13) : 1206 - 1208
- [40] Experiences with Formal Specification of Fault-Tolerant File Systems [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS & NETWORKS WITH FTCS & DCC, 2008, : 96 - +