INTEGRATED OPTICAL ARCHITECTURES AND IMPLEMENTATIONS

被引:0
|
作者
VERBER, CM
机构
关键词
D O I
暂无
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
引用
收藏
页码:15 / 24
页数:10
相关论文
共 50 条
  • [21] Introduction to IT Architectures and Implementations in Healthcare Environments Minitrack
    Juric, Radmila
    Suh, Sang
    Klein, Jörn
    Proceedings of the Annual Hawaii International Conference on System Sciences, 2022, 2022-January
  • [22] Introduction to IT Architectures and Implementations in Healthcare Environments Minitrack
    Juric, Radmila
    Kuljis, Jasna
    Miller, Suzanne
    2015 48TH HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES (HICSS), 2015, : 3043 - 3043
  • [23] Introduction to IT Architectures and Implementations in Healthcare Environments Minitrack
    Juric, Radmila
    Stendal, Karen
    Kuljis, Jasna
    PROCEEDINGS OF THE 50TH ANNUAL HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, 2017, : 3451 - 3451
  • [24] Simulation of spiking neural networks -: architectures and implementations
    Schæfer, M
    Schoenauer, T
    Wolff, C
    Hartmann, G
    Klar, H
    Rückert, U
    NEUROCOMPUTING, 2002, 48 : 647 - 679
  • [25] Introduction to IT architectures and implementations in healthcare environments minitrack
    Juric, Radmila
    Suh, Sang
    Klein, Jörn
    Proceedings of the Annual Hawaii International Conference on System Sciences, 2021, 2020-January
  • [26] AEthereal network on chip: Concepts, architectures, and implementations
    Goossens, K
    Dielissen, J
    Radulescu, A
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (05): : 414 - 421
  • [27] Introduction to the Minitrack IT Architectures and Implementations in Healthcare Environments
    Juric, Radmila
    Stendal, Karen
    Suh, Sag
    PROCEEDINGS OF THE 51ST ANNUAL HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES (HICSS), 2018, : 3100 - 3100
  • [28] New neural network architectures based on fractional Fourier transforms for large-scale optical implementations
    Lee, SY
    Jin, SI
    Bae, YS
    Shin, SG
    Park, CH
    Shin, SY
    PROGRESS IN CONNECTIONIST-BASED INFORMATION SYSTEMS, VOLS 1 AND 2, 1998, : 692 - 695
  • [29] FPGA Based Hardware Architectures for Iterative Algorithms Implementations
    Belean, Bogdan
    Borda, Monica
    Bot, Adrian
    2013 36TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2013, : 751 - 754
  • [30] Hardware architectures for PRESENT block cipher and their FPGA implementations
    Pandey, Jai Gopal
    Goel, Tarun
    Karmakar, Abhijit
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (07) : 958 - 969