Analysis of Worst-case Delay Bounds for Best-effort Communication in Wormhole Networks on Chip

被引:50
|
作者
Qian, Yue [1 ]
Lu, Zhonghai [2 ]
Dou, Wenhua [1 ]
机构
[1] Natl Univ Def Technol, Sch Comp Sci, Beijing, Peoples R China
[2] KTH, Dept Elect Comp & Software Syst, Stockholm, Sweden
关键词
D O I
10.1109/NOCS.2009.5071444
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In packet-switched network-on-chip, computing worst-case delay bounds is crucial for designing predictable and cost-effective communication systems but yet an intractable problem due to complicated resource sharing scenarios. For wormhole networks with credit-based flow control, the existence of cyclic dependency between flit delivery and credit generation further complicates the problem. Based on network calculus, we propose a technique for analyzing communication delay bounds for individual flows in wormhole networks. We first propose router service analysis models for flow control, link and buffer sharing. Based on these analysis models, we obtain a buffering-sharing analysis network, which is open-ended and captures both flow control and link sharing. Furthermore, we compute equivalent service curves for individual flows using the network contention tree model in the buffer-sharing analysis network, and then derive their delay bounds. Our experimental results verify that the theoretical bounds are correct and tight.
引用
收藏
页码:44 / +
页数:2
相关论文
共 50 条
  • [1] Worst-Case Flit and Packet Delay Bounds in Wormhole Networks on Chip
    Qian, Yue
    Lu, Zhonghai
    Dou, Wenhua
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (12) : 3211 - 3220
  • [2] Tightness and Computation Assessment of Worst-Case Delay Bounds in Wormhole Networks-On-Chip
    Giroudot, Frederic
    Mifdaoui, Ahlem
    [J]. RTNS 2019: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2019), 2020, : 19 - 29
  • [3] Analyzing Worst-case Delay-Buffer-Equation for Wormhole Networks on Chip
    Qian, Yue
    Wang, Junhui
    [J]. 2014 NORCHIP, 2014,
  • [4] Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks
    Qian, Yue
    Lu, Zhonghai
    Dou, Wenhua
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (05) : 802 - 815
  • [5] Analysis of worst-case backlog bounds for Networks-on-Chip
    Wang, Junhui
    Qian, Yue
    Wang, Yi
    Shao, Zili
    Dou, Wenhua
    Dou, Qiang
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (06) : 494 - 508
  • [6] Dynamic Guaranteed Service Communication on Best-Effort Networks-on-Chip
    Munk, Peter
    Freier, Matthias
    Richling, Jan
    Chen, Jian-Jia
    [J]. 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 353 - 360
  • [7] Congestion-controlled best-effort communication for networks-on-chip
    van den Brand, J. W.
    Ciordas, C.
    Goossens, K.
    Basten, T.
    [J]. 2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 948 - 953
  • [8] Worst-Case Communication Time Analysis for On-Chip Networks With Finite Buffers
    Bomer, Rubens Vicente De Liz
    Zeferino, Cesar Albenes
    Seman, Laio Oriel
    Leithardt, Valderi Reis Quietinho
    [J]. IEEE ACCESS, 2023, 11 : 25120 - 25131
  • [9] Applying Network Calculus for Worst-case Delay Bound Analysis in On-chip Networks
    Qian, Yue
    Lu, Zhonghai
    Dou, Wenhua
    [J]. DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 113 - 118
  • [10] Worst-Case Communication Time Analysis of Networks-on-Chip with Shared Virtual Channels
    Rambo, Eberle A.
    Ernst, Rolf
    [J]. 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 537 - 542