Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks

被引:45
|
作者
Qian, Yue [1 ]
Lu, Zhonghai [2 ]
Dou, Wenhua [1 ]
机构
[1] Natl Univ Def Technol, Sch Comp Sci, Changsha 410073, Hunan, Peoples R China
[2] Royal Inst Technol, Dept Elect Syst, Sch Informat & Commun Technol, SE-10044 Stockholm, Sweden
关键词
Delay bound; network calculus; network-on-chip; performance analysis; quality-of-service;
D O I
10.1109/TCAD.2010.2043572
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In network-on-chip (NoC), computing worst-case delay bounds for packet delivery is crucial for designing predictable systems but yet an intractable problem. This paper presents an analysis technique to derive per-flow communication delay bound. Based on a network contention model, this technique, which is topology independent, employs network calculus to first compute the equivalent service curve for an individual flow and then calculate its packet delay bound. To exemplify this method, this paper also presents the derivation of a closed-form formula to compute a flow's delay bound under all-to-one gather communication. Experimental results demonstrate that the theoretical bounds are correct and tight.
引用
收藏
页码:802 / 815
页数:14
相关论文
共 50 条
  • [1] Worst-Case Flit and Packet Delay Bounds in Wormhole Networks on Chip
    Qian, Yue
    Lu, Zhonghai
    Dou, Wenhua
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (12) : 3211 - 3220
  • [2] Applying Network Calculus for Worst-case Delay Bound Analysis in On-chip Networks
    Qian, Yue
    Lu, Zhonghai
    Dou, Wenhua
    [J]. DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 113 - 118
  • [3] Analysis of worst-case backlog bounds for Networks-on-Chip
    Wang, Junhui
    Qian, Yue
    Wang, Yi
    Shao, Zili
    Dou, Wenhua
    Dou, Qiang
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (06) : 494 - 508
  • [4] Analysis of Worst-case Delay Bounds for Best-effort Communication in Wormhole Networks on Chip
    Qian, Yue
    Lu, Zhonghai
    Dou, Wenhua
    [J]. 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 44 - +
  • [5] Worst-Case Delay Bounds in Time-Sensitive Networks With Packet Replication and Elimination
    Thomas, Ludovic
    Mifdaoui, Ahlem
    Le Boudec, Jean-Yves
    [J]. IEEE-ACM TRANSACTIONS ON NETWORKING, 2022, 30 (06) : 2701 - 2715
  • [6] EXACT DELAY ANALYSIS OF PACKET-SWITCHING CONCENTRATING NETWORKS
    SHALMON, MS
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1987, 35 (12) : 1265 - 1271
  • [7] Tightness and Computation Assessment of Worst-Case Delay Bounds in Wormhole Networks-On-Chip
    Giroudot, Frederic
    Mifdaoui, Ahlem
    [J]. RTNS 2019: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2019), 2020, : 19 - 29
  • [8] DELAY ANALYSIS OF BROADCAST ROUTING IN PACKET-SWITCHING NETWORKS
    GOPAL, G
    WONG, JW
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (12) : 915 - 922
  • [9] Worst-Case Communication Time Analysis for On-Chip Networks With Finite Buffers
    Bomer, Rubens Vicente De Liz
    Zeferino, Cesar Albenes
    Seman, Laio Oriel
    Leithardt, Valderi Reis Quietinho
    [J]. IEEE ACCESS, 2023, 11 : 25120 - 25131
  • [10] RLC effects on worst-case switching pattern for on-chip buses
    Tu, SW
    Jou, JY
    Chang, YW
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 945 - 948