共 50 条
- [2] Applying Network Calculus for Worst-case Delay Bound Analysis in On-chip Networks [J]. DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 113 - 118
- [4] Analysis of Worst-case Delay Bounds for Best-effort Communication in Wormhole Networks on Chip [J]. 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 44 - +
- [7] Tightness and Computation Assessment of Worst-Case Delay Bounds in Wormhole Networks-On-Chip [J]. RTNS 2019: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2019), 2020, : 19 - 29
- [9] Worst-Case Communication Time Analysis for On-Chip Networks With Finite Buffers [J]. IEEE ACCESS, 2023, 11 : 25120 - 25131
- [10] RLC effects on worst-case switching pattern for on-chip buses [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 945 - 948