ANALOG RECORDING USING DIGITAL TECHNIQUE

被引:0
|
作者
LOUGHLIN, T
机构
来源
WIRELESS WORLD | 1983年 / 89卷 / 1565期
关键词
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
引用
收藏
页码:74 / 75
页数:2
相关论文
共 50 条
  • [21] AN INTEGRATED ANALOG CMOS VITERBI DETECTOR FOR DIGITAL MAGNETIC RECORDING
    MATTHEWS, TW
    SPENCER, RR
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (12) : 1294 - 1302
  • [23] DIGITAL CONVERTING OF THE ANALOG RECORDING OF SELKUPSKY TOOL FOLK TUNES
    Gubaydullin, Firgat F.
    VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-KULTUROLOGIYA I ISKUSSTVOVEDENIE-TOMSK STATE UNIVERSITY JOURNAL OF CULTURAL STUDIES AND ART HISTORY, 2016, 21 (01): : 99 - 105
  • [24] Recording and reproducing cast orientation by using an implant impression coping and implant analog: A dental technique
    Lee, Jung-Jin
    Oh, Won-Suk
    Seo, Jae-Min
    JOURNAL OF PROSTHETIC DENTISTRY, 2018, 119 (01): : 33 - 35
  • [25] A digital calibration technique of pipelined analog-to-digital converter
    School of Electronics and Information Engineering, Xi'an Jiaotong University, Xi'an 710049, China
    Hsi An Chiao Tung Ta Hsueh, 2008, 8 (991-995):
  • [26] A Digital Jitter Compensation Technique for Analog-to-Digital Converters
    Wang, Ding-Hao
    Wu, Jieh-Tsorng
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [27] GENERATING ANALOG FM PULSES USING A 1-BIT DIGITAL TECHNIQUE
    JOHNSTON, JA
    IEE PROCEEDINGS-F RADAR AND SIGNAL PROCESSING, 1984, 131 (04) : 349 - 356
  • [28] A digital calibration technique for pipelined analog-to-digital converters
    Furuta, M
    Kawahito, S
    Miyazaki, D
    IMTC 2002: PROCEEDINGS OF THE 19TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 & 2, 2002, : 713 - 717
  • [29] Analog-to-Digital Converter with Energy Recovery Capability using Adiabatic Technique
    Tang, Howard
    Siek, Liter
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 780 - 783
  • [30] A DFT technique for analog-to-digital converters with digital correction
    Peralias, E
    Rueda, A
    Huertas, JL
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 302 - 307