PAGE PLACEMENT POLICIES FOR NUMA MULTIPROCESSORS

被引:7
|
作者
LAROWE, RP
ELLIS, CS
机构
[1] Department of Computer Science, Duke University, Durham
基金
美国国家科学基金会;
关键词
D O I
10.1016/0743-7315(91)90117-R
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In many parallel applications, the size of the program's data exceeds even the very large amount of main memory available on large-scale multiprocessors. Virtual memory, in the sense of a transparent management of the main/secondary memory hierarchy, is a natural solution. The replacement, fetch, and placement policies used in uniprocessor paging systems need to be reexamined in light of the differences in the behavior of parallel computations and in the memory architectures of multiprocessors. In particular, we investigate the impact of page placement in nonuniform memory access time (NUMA) shared memory MIMD machines. We experimentally evaluate several paging algorithms that incorporate different approaches to the placement issue. Under certain workload assumptions, our results show that placement algorithms that are strongly biased toward local frame allocation but are able to borrow remote frames can reduce the number of page faults over strictly local allocation. The increased cost of memory operations due to the extra remote accesses is more than compensated for by the savings resulting from the reduction in demand fetches, effectively reducing the computation completion time for these programs without having adverse effects on the performance of "typical" NUMA programs. We also discuss some early results obtained from an actual kernel implementation of one of our page placement algorithms. © 1991.
引用
收藏
页码:112 / 129
页数:18
相关论文
共 50 条
  • [41] On the design of a high-performance adaptive router for CC-NUMA multiprocessors
    Puente, V
    Gregorio, JA
    Beivide, R
    Izu, C
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2003, 14 (05) : 487 - 501
  • [42] An interface to implement NUMA policies in the Xen hypervisor
    Voron, Gauthier
    Thomas, Gael
    Quema, Vivien
    Sens, Pierre
    PROCEEDINGS OF THE TWELFTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS 2017), 2017, : 453 - 467
  • [43] NUMA-ICTM: A Parallel Version of ICTM Exploiting Memory Placement Strategies for NUMA Machines
    Castro, Marcio
    Fernandes, Luiz Gustavo
    Pousa, Christiane
    Mehaut, Jean-Francois
    de Aguiar, Marilton Sanchotene
    2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 2495 - +
  • [44] A split L2 data cache for scalable CC-NUMA multiprocessors
    Chung, SW
    Kim, HS
    Jhon, CS
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2005, 14 (03) : 605 - 617
  • [45] Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors
    Martorell, Xavier
    Ayguade, Eduard
    Navarro, Nacho
    Corbalan, Julita
    Gonzalez, Marc
    Labarta, Jesus
    Proceedings of the International Conference on Supercomputing, 1999, : 294 - 301
  • [46] Scheduling parallel tasks onto NUMA multiprocessors with inter-processor communication overhead
    Lai, GJ
    Fang, JF
    Sung, PS
    Pean, DL
    PARALLEL AND DISTRIBUTED PROCESSING AND APPLICATIONS, PROCEEDINGS, 2003, 2745 : 65 - 75
  • [47] Automatic Placement of Tasks to NUMA Nodes in Iterative Applications
    Dokulil, Jiri
    Benkner, Siegfried
    2020 28TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING (PDP 2020), 2020, : 192 - 195
  • [48] Coherence Controller Architectures for SMP-Based CC-NUMA Multiprocessors Architecture
    Michael, M. M.
    Nanda, A. K.
    Lim, B.-H.
    Scott, M. L.
    Computer Architecture News, 25 (02):
  • [49] Classifying and alleviating the communication overheads in matrix computations on large-scale NUMA multiprocessors
    Wang, YM
    Wang, HH
    Chang, RC
    JOURNAL OF SYSTEMS AND SOFTWARE, 1998, 44 (01) : 17 - 29
  • [50] A two-level directory architecture for highly scalable cc-NUMA multiprocessors
    Acacio, ME
    González, J
    García, JM
    Duato, J
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2005, 16 (01) : 67 - 79