PAGE PLACEMENT POLICIES FOR NUMA MULTIPROCESSORS

被引:7
|
作者
LAROWE, RP
ELLIS, CS
机构
[1] Department of Computer Science, Duke University, Durham
基金
美国国家科学基金会;
关键词
D O I
10.1016/0743-7315(91)90117-R
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In many parallel applications, the size of the program's data exceeds even the very large amount of main memory available on large-scale multiprocessors. Virtual memory, in the sense of a transparent management of the main/secondary memory hierarchy, is a natural solution. The replacement, fetch, and placement policies used in uniprocessor paging systems need to be reexamined in light of the differences in the behavior of parallel computations and in the memory architectures of multiprocessors. In particular, we investigate the impact of page placement in nonuniform memory access time (NUMA) shared memory MIMD machines. We experimentally evaluate several paging algorithms that incorporate different approaches to the placement issue. Under certain workload assumptions, our results show that placement algorithms that are strongly biased toward local frame allocation but are able to borrow remote frames can reduce the number of page faults over strictly local allocation. The increased cost of memory operations due to the extra remote accesses is more than compensated for by the savings resulting from the reduction in demand fetches, effectively reducing the computation completion time for these programs without having adverse effects on the performance of "typical" NUMA programs. We also discuss some early results obtained from an actual kernel implementation of one of our page placement algorithms. © 1991.
引用
收藏
页码:112 / 129
页数:18
相关论文
共 50 条
  • [1] Processor scheduling with page placement for cluster-based NUMA multiprocessors
    Koita, T
    Katayama, T
    Saisho, K
    Fukuda, A
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-IV, PROCEEDINGS, 1998, : 851 - 858
  • [2] Home-cluster based processor scheduling with page placement for NUMA multiprocessors
    Koita, T
    Katayama, T
    Saisho, K
    Fukuda, A
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, PROCEEDINGS, 1999, : 539 - 545
  • [3] Page-mapping techniques for CC-NUMA multiprocessors
    Huang, J
    Jin, GH
    Li, ZY
    ICA(3)PP 97 - 1997 3RD INTERNATIONAL CONFERENCE ON ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, 1997, : 91 - 104
  • [4] EXPERIMENTAL COMPARISON OF MEMORY MANAGEMENT POLICIES FOR NUMA MULTIPROCESSORS
    LAROWE, RP
    ELLIS, CS
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1991, 9 (04): : 319 - 363
  • [5] Bandwidth-Aware Page Placement in NUMA
    Gureya, David
    Neto, Joao
    Karimi, Reza
    Barreto, Joao
    Bhatotia, Pramod
    Quema, Vivien
    Rodrigues, Rodrigo
    Romano, Paolo
    Vlassov, Vladimir
    2020 IEEE 34TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM IPDPS 2020, 2020, : 546 - 556
  • [6] Page-mapping techniques to reduce cache conflicts on CC-NUMA multiprocessors
    Li, ZY
    Huang, J
    Jin, GH
    MICROPROCESSORS AND MICROSYSTEMS, 1998, 22 (3-4) : 165 - 174
  • [7] Design and analysis of static memory management policies for CC-NUMA multiprocessors
    Iyer, R
    Wang, HJ
    Bhuyan, LN
    JOURNAL OF SYSTEMS ARCHITECTURE, 2002, 48 (1-3) : 59 - 80
  • [8] Integrating dynamic memory placement with adaptive load-balancing for parallel codes on NUMA multiprocessors
    Slavin, Paul
    Freeman, Len
    EURO-PAR 2008 PARALLEL PROCESSING, PROCEEDINGS, 2008, 5168 : 274 - 284
  • [9] EXPLOITING OPERATING SYSTEM SUPPORT FOR DYNAMIC PAGE PLACEMENT ON A NUMA SHARED MEMORY MULTIPROCESSOR
    LAROWE, RP
    WILKES, JT
    ELLIS, CS
    SIGPLAN NOTICES, 1991, 26 (07): : 122 - 132
  • [10] PERFORMANCE BENEFITS AND LIMITATIONS OF LARGE NUMA MULTIPROCESSORS
    SEVCIK, KC
    ZHOU, SN
    PERFORMANCE EVALUATION, 1994, 20 (1-3) : 185 - 205