MODELING INSTRUCTION-LEVEL PARALLELISM FOR SOFTWARE PIPELINING

被引：0
|
作者：
ADLTABATABAI, AR [1 ]
GROSS, T [1 ]
LUEH, GY [1 ]
REINDERS, J [1 ]
机构：
[1] INTEL CORP, SSD, HILLSBORO, OR 97124 USA
来源：
IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY | 1993年 / 23卷
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：321 / 330
页数：10
相关论文
共 50 条
  • [1] Software Thread Integration for Instruction-Level Parallelism
    So, Won
    Dean, Alexander G.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13 (01)
  • [2] Modeling instruction-level parallelism for WCET evaluation
    Barre, Jonathan
    Landet, Cedric
    Rochange, Christine
    Sainrat, Pascal
    12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2006, : 61 - +
  • [3] Scalable instruction-level parallelism
    Jesshope, C
    COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2004, 3133 : 383 - 392
  • [4] Compilers for instruction-level parallelism
    Schlansker, M
    Conte, TM
    Dehnert, J
    Ebcioglu, K
    Fang, JZ
    Thompson, CL
    COMPUTER, 1997, 30 (12) : 63 - &
  • [5] LIMITS OF INSTRUCTION-LEVEL PARALLELISM
    WALL, DW
    SIGPLAN NOTICES, 1991, 26 (04): : 176 - 188
  • [6] Increasing instruction-level parallelism with instruction precomputation
    Yi, JJ
    Sendag, R
    Lilja, DJ
    EURO-PAR 2002 PARALLEL PROCESSING, PROCEEDINGS, 2002, 2400 : 481 - 485
  • [7] Limits of Instruction-Level Parallelism Capture
    Goossens, Bernard
    Parello, David
    2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, 2013, 18 : 1664 - 1673
  • [8] Workshop 17: Instruction-level parallelism
    Arvind, D.K.
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 1997, 1300 LNCS : 1039 - 1042
  • [9] Software carry-save: A case study for instruction-level parallelism
    Defour, D
    de Dinechin, F
    PARALLEL COMPUTING TECHNOLOGIES, PROCEEDINGS, 2003, 2763 : 207 - 214
  • [10] A combinatorial architecture for instruction-level parallelism
    Berkovich, E
    Berkovich, S
    MICROPROCESSORS AND MICROSYSTEMS, 1998, 22 (01) : 23 - 31
12345