A NEW SELF-ALIGNED GAAS-FET WITH A MO/WSIX T-GATE

被引：6
|
作者：
SUZUKI, M
KURIYAMA, Y
HIRAYAMA, M
机构：
来源：
IEEE ELECTRON DEVICE LETTERS | 1985年 / 6卷 / 10期
关键词：
D O I：
10.1109/EDL.1985.26223
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：542 / 544
页数：3
相关论文
共 50 条
  • [21] Electroluminescence measurement of at self-aligned gate GaAs MESFETs
    Niwa, H
    Ohno, Y
    Kishimoto, S
    Mizutani, T
    Yamazaki, H
    Taniguchi, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (3B): : 1343 - 1347
  • [22] A NOVEL CAMEL DIODE GATE GAAS-FET
    KOPP, W
    DRUMMOND, TJ
    WANG, T
    MORKOC, H
    SU, SL
    ELECTRON DEVICE LETTERS, 1982, 3 (04): : 86 - 88
  • [23] DUAL-GATE GAAS-FET SWITCHES
    VORHAUS, JL
    FABIAN, W
    NG, PB
    TAJIMA, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (02) : 204 - 211
  • [24] SELF-ALIGNED QUARTER-TO-HALF-MICROMETER BURIED-GATE GaAs JUNCTION FET.
    Lo, Y.H.
    Wang, Shyh
    Miller, J.
    Mars, D.
    Wang, Shih-Yuan
    Electron device letters, 1987, EDL-8 (01): : 36 - 38
  • [25] THE EFFECT OF A GATE RECESS ON GAAS-FET CHARACTERISTICS
    TAYRANI, R
    INSTITUTE OF PHYSICS CONFERENCE SERIES, 1983, (65): : 347 - 354
  • [26] An MOS transistor with Schottky source/drain contacts and a self-aligned low-resistance T-gate
    Rishton, SA
    Ismail, K
    Chu, JO
    Chan, K
    MICROELECTRONIC ENGINEERING, 1997, 35 (1-4) : 361 - 363
  • [27] Fabrication of 1 μm gate diamond FET using self-aligned gate process
    Umezawa, H
    Kitatani, K
    Kinumura, K
    Seto, N
    Tsugawa, K
    Kawarada, H
    NEW DIAMOND AND FRONTIER CARBON TECHNOLOGY, 1999, 9 (02): : 151 - 153
  • [28] Fabrication of 1 μm Gate Diamond FET Using Self-Aligned Gate Process
    Umezawa, Hitoshi
    Kitatani, Kenich
    Kinumura, Kengo
    Seto, Nobuyuki
    Tsugawa, Kazuo
    Kawarada, Hiroshi
    New Diamond and Frontier Carbon Technology, 9 (02): : 151 - 153
  • [29] GAAS 1 KBIT STATIC RAM WITH SELF-ALIGNED FET TECHNOLOGY
    ASAI, K
    KURUMADA, K
    HIRAYAMA, M
    OHMORI, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (02) : 260 - 262
  • [30] APPLICATION OF THE LAMP-ANNEALING METHOD TO THE N+-LAYER OF WSIX-GATE SELF-ALIGNED GAAS-MESFETS
    OHNISHI, T
    YAMAGUCHI, Y
    INADA, T
    YOKOYAMA, N
    NISHI, H
    IEEE ELECTRON DEVICE LETTERS, 1984, 5 (10) : 403 - 405
12345