RECONFIGURABLE ARCHITECTURES FOR VLSI PROCESSING ARRAYS

被引：0
|
作者：
SAMI, M
STEFANELLI, R
机构：
来源：
AFIPS CONFERENCE PROCEEDINGS | 1983年 / 52卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
下载
收藏
页码：565 / &
相关论文
共 50 条
  • [1] RECONFIGURABLE ARCHITECTURES FOR VLSI PROCESSING ARRAYS.
    Sami, Mariagiovanna
    Stefanelli, Renato
    Proceedings of the IEEE, 1986, 74 (05) : 712 - 722
  • [2] VLSI ARRAYS WITH RECONFIGURABLE BUSES
    REISIS, D
    KUMAR, VKP
    LECTURE NOTES IN COMPUTER SCIENCE, 1988, 297 : 732 - 743
  • [3] SPARSE-MATRIX SUPERCHIP - A RECONFIGURABLE ARCHITECTURE FOR VLSI PROCESSING ARRAYS
    CHUKWUDEBE, GA
    GORGUINAGUIB, RN
    DLAY, SS
    INTEGRATION-THE VLSI JOURNAL, 1991, 11 (01) : 29 - 42
  • [4] Optical interconnects for neural and reconfigurable VLSI architectures
    Fey, D
    Erhard, W
    Gruber, M
    Jahns, J
    Bartelt, H
    Grimm, G
    Hoppe, L
    Sinzinger, S
    PROCEEDINGS OF THE IEEE, 2000, 88 (06) : 838 - 848
  • [5] Design of Processor Arrays for Reconfigurable Architectures
    Dirk Fimmel
    Renate Merker
    The Journal of Supercomputing, 2001, 19 : 41 - 56
  • [6] Design of processor arrays for reconfigurable architectures
    Fimmel, D
    Merker, R
    JOURNAL OF SUPERCOMPUTING, 2001, 19 (01): : 41 - 56
  • [7] Reconfigurable architectures for network processing
    Sezer, S
    McLoone, M
    McCanny, J
    2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 75 - 83
  • [8] Partial rerouting algorithm for reconfigurable VLSI arrays
    Wu, JG
    Thambipillai, S
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 641 - 644
  • [9] RECONFIGURABLE TREE ARCHITECTURES FOR GRACEFULLY DEGRADABLE VLSI SYSTEMS
    BERTOSSI, AA
    BONUCCELLI, MA
    ROCCETTI, M
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1994, 23 (03) : 264 - 277
  • [10] Parallel architectures for optoelectronic VLSI processing
    Fey, D
    Grimm, G
    Erhard, W
    OPTOELECTRONIC INTERCONNECTS VI, 1999, 3632 : 57 - 68
12345