DDM - A CACHE-ONLY MEMORY ARCHITECTURE

被引：39
|
作者：
HAGERSTEN, E
LANDIN, A
HARIDI, S
机构：
[1] SWEDISH INST COMP SCI, LOG PROGRAMMING & PARALLEL SYST LAB, S-16428 KISTA, SWEDEN
[2] ROYAL INST TECHNOL, S-10044 STOCKHOLM 70, SWEDEN
来源：
COMPUTER | 1992年 / 25卷 / 09期
关键词：
D O I：
10.1109/2.156381
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
[No abstract available]
引用
收藏
页码：44 / 54
页数：11
相关论文
共 50 条
  • [1] SDAARC: An extended cache-only memory architecture
    Eschmann, F
    Klauer, B
    Moore, R
    Waldschmidt, K
    [J]. IEEE MICRO, 2002, 22 (03) : 62 - 70
  • [2] Cache-only memory architectures
    Dahlgren, F
    Torrellas, J
    [J]. COMPUTER, 1999, 32 (06) : 72 - +
  • [3] Cache-only write-detection for Nautilus DSM
    Marino, M
    Campos, G
    [J]. DISTRIBUTED AND PARALLEL SYSTEMS : FROM INSTRUCTION PARALLELISM TO CLUSTER COMPUTING, 2000, 567 : 165 - 168
  • [4] A preliminary study of cache-only write detection technique for nautilus DSM
    Marino, MD
    de Campos, GL
    [J]. HIGH PERFORMANCE COMPUTING SYSTEMS AND APPLICATIONS, 2002, 657 : 275 - 289
  • [5] A multilevel cache memory architecture for nanoelectronics
    Crawley, D
    [J]. NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 346 - 347
  • [6] THE CACHE DRAM ARCHITECTURE - A DRAM WITH AN ON-CHIP CACHE MEMORY
    HIDAKA, H
    MATSUDA, Y
    ASAKURA, M
    FUJISHIMA, K
    [J]. IEEE MICRO, 1990, 10 (02) : 14 - 25
  • [7] Hybrid Cache Architecture Replacing SRAM Cache with Future Memory Technology
    Lee, Suji
    Jung, Jongpil
    Kyung, Chong-Min
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2481 - 2484
  • [8] Cache memory architecture for leakage energy reduction
    Tanaka, Kiyofumi
    [J]. INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2007, : 73 - 80
  • [9] Hybrid Cache Architecture with Disparate Memory Technologies
    Wu, Xiaoxia
    Li, Jian
    Zhang, Lixin
    Speight, Evan
    Rajamony, Ram
    Xie, Yuan
    [J]. ISCA 2009: 36TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2009, : 34 - 45
  • [10] Optoelectronic-cache memory system architecture
    Chiarulli, DM
    Levitan, SP
    [J]. APPLIED OPTICS, 1996, 35 (14) : 2449 - 2456
12345