SINGLE ERROR CORRECTING AND MULTIPLE UNIDIRECTIONAL ERROR DETECTING CYCLIC AN ARITHMETIC CODES

被引：0

|

作者：

GAITANIS, N

机构：

来源：

ELECTRONICS LETTERS | 1984年 / 20卷 / 15期

关键词：

D O I：

10.1049/el:19840439

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：638 / 640

页数：3

相关论文

共 50 条

[41] ON CONSTRUCTION OF NON-SYSTEMATIC T-SYMMETRICAL ERROR-CORRECTING - ALL UNIDIRECTIONAL ERROR DETECTING CODES
KUNDU, S
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (05) : 596 - 599
[42] A LOWER BOUND FOR ERROR-DETECTING AND ERROR-CORRECTING CODES
STRAIT, P
[J]. OPERATIONS RESEARCH, 1961, 9 : B40 - B41
[43] THEORY AND DESIGN OF T-ERROR CORRECTING D-ERROR DETECTING (D GREATER-THAN T) AND ALL UNIDIRECTIONAL ERROR DETECTING CODES
NIKOLOS, D
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (02) : 132 - 142
[44] A class of random multiple bits in a byte error correcting and single byte error detecting (St/bEC-SbED) codes
Umanesan, G
Fujiwara, E
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (07) : 835 - 847
[45] A class of random multiple bits within a byte error correcting codes with single byte error detecting capability for memory systems
Umanesan, G
Fujiwara, E
[J]. ISIT: 2002 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, 2002, : 119 - 119
[46] Adjacent double bit error correcting codes with single byte error detecting capability for memory systems
Umanesan, G
Fujiwara, E
[J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (02) : 490 - 496
[47] t-error correcting d-error detecting (d>t) and all unidirectional error detecting codes with neural network (Part II)
Htay, MM
Iyengar, SS
Zheng, SQ
[J]. INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, PROCEEDINGS, 2002, : 383 - 389
[48] t-error correcting d-error detecting (d>t) and all unidirectional error detecting codes with neural network (Part I)
Htay, MM
Iyengar, SS
Zheng, SQ
[J]. INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, PROCEEDINGS, 2001, : 529 - 536
[49] Implementation of improved error trapping decoder for multiple error correcting cyclic codes in a soft core processor
Gayen, S. B.
Dam, B.
Patranabis, D.
[J]. JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2008, 67 (08): : 574 - 578
[50] Single error correcting and double error detecting coding scheme
Lala, R
Thenappan, P
Anwar, MT
[J]. ELECTRONICS LETTERS, 2005, 41 (13) : 758 - 760

← 1 2 3 4 5 →