IN DEFENSE OF VHDL

被引：0

作者：

WAXMAN, R ^{[1
]}

机构：

[1] UNIV VIRGINIA,CTR SEMICUSTOM INTEGRATED SYST,CHARLOTTESVILLE,VA 22903

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1989年 / 6卷 / 06期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：3 / 3

页数：1

共 50 条

[21] SystemVerilog for VHDL users
Fitzpatrick, T
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1334 - 1339
[22] Experiences with VHDL and FPGAs
Mälardalens University, IDT/Dept. of Real-Time Comp. Syst., P.O. Box 883, S-721 23 Västerås, Sweden
J Syst Archit, 2 (97-104):
[23] VHDL VAULTED INTO THE LIMELIGHT
TUCK, B
ELECTRONIC PRODUCTS MAGAZINE, 1990, 32 (08): : 18 - 18
[24] GUIDELINES FOR VHDL MODELING
RESNIK, P
ELECTRONIC ENGINEERING, 1991, 63 (777): : S9 - S9
[25] A refinement calculus for VHDL
Breuer, PT
Kloos, CD
Madrid, NM
Marin, A
Sanchez, L
EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 482 - 487
[26] VHDL teach-in
不详
ELECTRONIC ENGINEERING, 1997, 69 (847): : 15 - 15
[27] VHDL as a behavioural language
Baker, K.R.
Currie, A.J.
Brown, A.D.
Advances in Modelling and Analysis B: Signals, Information, Data, Patterns, 1994, 30 (3-4): : 49 - 55
[28] Behavioral simulation of biological neuron systems using VHDL and VHDL-AMS
Bailey, Julian A.
Wilson, Peter R.
Brown, Andrew D.
Chad, John
BMAS 2007: PROCEEDINGS OF THE 2007 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, 2007, : 153 - +
[29] VHDL - PC-based VHDL synthesis for FPGA/CPLD made simple
Mann, D
ELECTRONIC ENGINEERING, 1996, 68 (836): : 19 - 19
[30] Experiences with VHDL and FPGAs
Lindh, L
Starner, J
Adomat, J
JOURNAL OF SYSTEMS ARCHITECTURE, 1996, 42 (02) : 97 - 104