RISC VLSI DESIGN FOR SYSTEM-LEVEL PERFORMANCE

被引：0

|

作者：

ROWEN, C

CRUDELE, L

FREITAS, D

HANSEN, C

HUDSON, E

KINSEL, J

MOUSSOURIS, J

PRZYBYLSKI, S

RIORDAN, T

机构：

来源：

VLSI SYSTEMS DESIGN | 1986年 / 7卷 / 03期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：81 / &

相关论文

共 50 条

[1] DESIGN AT THE SYSTEM-LEVEL WITH VLSI CMOS
SECHLER, RF
GROHOSKI, GF
[J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 5 - 22
[2] A METHODOLOGY AND DESIGN TOOLS TO SUPPORT SYSTEM-LEVEL VLSI DESIGN
KUCUKCAKAR, K
PARKER, AC
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (03) : 355 - 369
[3] A SYSTEM-LEVEL VIEW OF RISC AND REALTIME
GRIFFITHS, T
[J]. COMPUTER DESIGN, 1993, 32 (08): : 81 - &
[4] The impact of rate control algorithms on system-level VLSI design
Cheng, SC
Hang, HM
[J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 20 (03): : 233 - 250
[5] The Impact of Rate Control Algorithms on System-Level VLSI Design
Sheu-Chih Cheng
Hsueh-Ming Hang
[J]. Journal of VLSI signal processing systems for signal, image and video technology, 1998, 20 : 233 - 250
[6] Theoretical system-level limits of power dissipation reduction under a performance constraint in VLSI microprocessor design
Olivieri, M
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (05) : 595 - 600
[7] Low-power system-level design of VLSI packet switching fabrics
Wassal, AG
Hasan, MA
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (06) : 723 - 738
[8] SYSTEM-LEVEL DESIGN
BOURBON, B
[J]. COMPUTER DESIGN, 1990, 29 (23): : 19 - 21
[9] Challenges in system-level design
Wolf, W
[J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
[10] Aspects on system-level design
Plantin, J
Stoy, E
[J]. PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 209 - 210

← 1 2 3 4 5 →