A 140 mV 0.8 mu A CMOS voltage reference based on sub-threshold MOSFETs

被引:0
|
作者
Yang Miao [1 ]
Sun Weifeng [1 ]
Xu Shen [1 ]
Wang Yifeng [1 ]
Lu Shengli [1 ]
机构
[1] Southeast Univ, Natl ASIC Syst Engn Res Ctr, Nanjing 210096, Jiangsu, Peoples R China
关键词
sub-threshold; peaking current mirror; low voltage; low power;
D O I
10.1088/1674-4926/32/11/115011
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
A CMOS voltage reference circuit based on sub-threshold MOSFETs is proposed, which utilizes a temperature-dependent threshold voltage, a peaking current mirror and sub-threshold technology. The reference has been fabricated in an SMIC 0.13 mu m CMOS process with only MOS transistors and resistors. The experimental results show a reference voltage variation of 2 mV for a supply voltage ranging from 0.5 to 1.2 V and 0.8 mV for temperatures from 20 to 120 degrees C. The proposed circuit generates a reference voltage of 140 mV and consumes a supply current of 0.8 mu A at room temperature. The occupied area is only 0.019 mm(2).
引用
收藏
页数:5
相关论文
共 50 条
  • [21] CMOS voltage reference based on threshold voltage and thermal voltage
    Tien-Yu Lo
    Chung-Chih Hung
    Mohammed Ismail
    Analog Integrated Circuits and Signal Processing, 2010, 62 : 9 - 15
  • [22] A New Technique for Finding Sub-threshold Current of MOSFETs
    Ahmed, Taufiq
    Hasan, Nazmul
    2012 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2012, : 893 - 896
  • [23] 3.48-nW 58.4 ppm/°C Sub-threshold CMOS Voltage Reference with Four Transistors and Two Resistors
    Rasekhi, Mohammadreza
    Ebrahimi, Emad
    Aminzadeh, Hamed
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (07)
  • [24] Low Power CMOS Sub-threshold Circuits
    Dokic, Branko
    Pajkanovic, Aleksandar
    2013 36TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2013, : 60 - 65
  • [25] Design of adaptive supply voltage for sub-threshold logic based on sub-1 V bandgap reference circuit
    Teh, Y. K.
    Mohd-Yasin, F.
    Choong, F.
    Reaz, M. B. I.
    MICROELECTRONICS JOURNAL, 2008, 39 (01) : 24 - 29
  • [26] A New Analytical Model for Improving Sub-threshold Conduction of MOSFETs
    Ahmed, Taufiq
    Hasan, Nazmul
    STUDENT POSTERS (GENERAL) - 224TH ECS MEETING, 2014, 58 (25): : 131 - 139
  • [27] Sub-threshold Circuit Design with Shrinking CMOS Devices
    Calhoun, Benton H.
    Khanna, Sudhanshu
    Mann, Randy
    Wang, Jiajing
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2541 - 2544
  • [28] Comparative Analysis of Delay for Sub-threshold CMOS Logics
    Jain, Sankalp
    Chanda, Manash
    Sarkar, Chandan Kumar
    2013 STUDENTS CONFERENCE ON ENGINEERING AND SYSTEMS (SCES): INSPIRING ENGINEERING AND SYSTEMS FOR SUSTAINABLE DEVELOPMENT, 2013,
  • [29] Low Voltage Low Power Sub-threshold Operational Amplifier in 180nm CMOS
    Yadav, Chetali
    Prasad, Sunita
    2017 IEEE 3RD INTERNATIONAL CONFERENCE ON SENSING, SIGNAL PROCESSING AND SECURITY (ICSSS), 2017, : 35 - 38
  • [30] A 160 mV, Fully Differential, Robust Schmitt Trigger Based Sub-threshold SRAM
    Kulkarni, Jaydeep P.
    Kim, Keejong
    Roy, Kaushik
    ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 171 - 176