HIGH-SPEED BINARY RATE-MULTIPLIER

被引：1
|
作者：
MAJITHIA, JC
机构：
来源：
PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS | 1972年 / 60卷 / 03期
关键词：
D O I：
10.1109/PROC.1972.8637
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：339 / &
相关论文
共 50 条
  • [41] Optical clock repetition-rate multiplier for high-speed digital optical logic circuits
    Papakyriakopoulos, T
    Vlachos, K
    Hatziefremidis, A
    Avramopoulos, H
    [J]. OPTICS LETTERS, 1999, 24 (11) : 717 - 719
  • [42] A HIGH-SPEED BINARY-TO-BINARY-DECIMAL TRANSLATOR
    CAMPBELL, CA
    [J]. PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1957, 45 (03): : 400 - 400
  • [43] HIGH-SPEED DECIMAL TO BINARY AND BINARY TO DECIMAL CONVERSION
    KINTNER, P
    [J]. CONTROL ENGINEERING, 1971, 18 (08) : 61 - &
  • [44] Programmable Fibre-Optics Pulse Repetition Rate Multiplier for High-Speed Optical Communication Systems
    Maram, Reza
    Cortes, Luis Romero
    Azana, Jose
    [J]. ECOC 2015 41ST EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION, 2015,
  • [45] DESIGN OF A MULTIPLIER-ACCUMULATOR FOR HIGH-SPEED IMAGE FILTERING
    ISLAM, FF
    TAMARU, K
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (11) : 2022 - 2032
  • [46] Low voltage low power high-speed BiCMOS multiplier
    Cheng, Kuo-Hsing
    Yeha, Yu-Kwang
    Lian, Farn-Son
    [J]. Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 2
  • [47] GaAs multiplier and adder designs for high-speed DSP applications
    Beaumont-Smith, A
    Burgess, N
    Cui, S
    Liebelt, M
    [J]. THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1517 - 1521
  • [48] High-Speed Modular Multiplier for Lattice-Based Cryptosystems
    Tan, Weihang
    Case, Benjamin M.
    Wang, Antian
    Gao, Shuhong
    Lao, Yingjie
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (08) : 2927 - 2931
  • [49] Structure of high-speed modulo multiplier suitable for repeated operations
    Iwate University, 4-3-5 Ueda, Morioka, 020-8551, Japan
    [J]. IEEJ Trans. Electron. Inf. Syst., 2008, 6 (933-942+16):
  • [50] Energy-Efficient High-Speed CMOS Pipelined Multiplier
    Aguirre-Hernandez, Mariano
    Linares-Aranda, Monico
    [J]. 2008 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE 2008), 2008, : 319 - 323
12345