Design and Performance Analysis of Advanced MOSFET Structures

被引:0
|
作者
Marupaka Aditya
K. Srinivasa Rao
机构
[1] Koneru Lakshmaiah Education Foundation (Deemed to be University),Department of Electronics and Communication Engineering, MEMS Research Center
关键词
Complementary metal oxide semiconductor; Scaling; Multigate transistors; Junctionless transistors; Double gate transistors;
D O I
暂无
中图分类号
学科分类号
摘要
With respect to semiconductor industry, Complementary metal oxide semiconductor is considered to be successful because of integration in Integrated Circuits (ICs). As transistor size is shrinked exponentially, there is an exponential increase in number of transistors on a chip. This potential of increase in number of transistors on chip is achieved by scaling of Metal oxide semiconductor field effect transistor (MOSFET). With scaling, the characteristics of devices are also degraded. Several advanced MOSFETs like Multigate transistors (Double gate, triple gate, Gate all around), Junctionless transistors and Tunnel FETs are proposed recently. These are thought to aid Moore’s law and scaling of transistors to next decade and continue improvement in computer performance. This paper presents 2D ATLAS simulation of high-K gate dielectric engineered Double gate metal oxide field effect transistor (DGMOSFET). The performance parameters for bulk MOSFET is poor as the transistors on integrated circuit is increasing. Therefore various challenges are invoked in nanometer scale. The new devices to control these challenges is needed and thus a non planar multigate structures are emerged. These structures have shown considerably better performance in nanometer scale. The surface potential for different dielectric materials for a fixed channel length and variation of surface potential for different channel lengths in a fixed dielectric materials is shown. In similar way the electron concentration along the length of channel is shown. The IDS\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$I_{DS}$$\end{document} versus VDS\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$V_{DS}$$\end{document} graphs are also shown for different materials. The electrical characteristics of proposed device is shown in this paper. The proposed device has shown very good ION\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$I_{ON}$$\end{document}, IOFF\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$I_{OFF}$$\end{document} and ION/IOFF\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$I_{ON}/I_{OFF}$$\end{document} ratio.
引用
收藏
页码:219 / 227
页数:8
相关论文
共 50 条
  • [41] Analytical Study of Double gate MOSFET: A Design and Performance Perspective
    Roy, Rupsa
    Chowdhury, Joy
    Das, J. K.
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), 2018, : 625 - 634
  • [42] Optimal Stress Design in p-MOSFET With Superior Performance
    Liao, Ming Han
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (12) : 3615 - 3618
  • [43] Superior n-MOSFET performance by optimal stress design
    Liao, M. H.
    Yeh, Lingyen
    Lee, T. -L.
    Liu, C. W.
    Liang, M. -S.
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (04) : 402 - 404
  • [44] Superior n-MOSFET performance by optimal stress design
    Yang, Y. J.
    Liao, M. H.
    Liu, C. W.
    Yeh, Lingyen
    Lee, T. -L
    Liang, M. -S.
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 3 - +
  • [45] Design and Evaluation of a High Performance Silicon Carbide MOSFET Driver
    Wei, Zuoyu
    Yu, Kefan
    Li, Yuguo
    Yi, Hao
    Zhuo, Fang
    Wang, Feng
    2019 IEEE 10TH INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS (PEDG 2019), 2019, : 24 - 28
  • [46] Advanced Analysis of Marine Structures
    Liu, Bin
    Liu, Kun
    Li, Chenfeng
    JOURNAL OF MARINE SCIENCE AND ENGINEERING, 2024, 12 (07)
  • [47] Advanced reliability studies in microelectronics: Upon p-MOSFET structures technological reliability
    Varga, C.
    Socotar, D.
    Hanganu, S.
    Olariu, M.
    Trandabat, A.
    MANAGEMENT OF TECHNOLOGICAL CHANGES, BOOK 2, 2005, : 183 - 186
  • [48] Design by advanced analysis
    Bridge, R.Q.
    Clarke, M.J.
    Osterrieder, P.
    Pi, Y.-L.
    Trahair, N.S.
    Journal of Constructional Steel Research, 1998, 46 (1-3):
  • [49] Design and Simulation Analysis of Nanoscale Vertical MOSFET Technology
    Saad, Ismail
    Lee, Razak M. A.
    Riyadi, Munawar A.
    Ismail, Razali
    2009 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT: SCORED 2009, PROCEEDINGS, 2009, : 215 - 218
  • [50] Design and analysis of dual gate MOSFET with spacer engineering
    Praveen, K.
    Vijay, D. Sai
    Subramanyam, Y.
    Karthik, T.
    Reddy, V. Satvik
    Sravani, K. Girija
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2024, 30 (06): : 711 - 720