Design and Performance Analysis of Symmetrical and Asymmetrical Triple Gate Dopingless Vertical TFET for Biorecognition

被引:0
|
作者
Tanu Wadhera
Girish Wadhwa
Tarun Kumar Bhardwaj
Deepti Kakkar
Balwinder Raj
机构
[1] NIT,Nanoelectronic Research Lab, Department of Electronics and Communication Engineering
来源
Silicon | 2021年 / 13卷
关键词
Charge Plasma; Amino Acids; Dopingless Tunnel FET (DLTFET); Tripple Gate (TG); Sensitivity; Biosensor;
D O I
暂无
中图分类号
学科分类号
摘要
The present paper proposes a dielectric modulation based Triple Gate Doping Less Tunnel Field Effect Transistor (TG-DLTFET) biosensor with a cavity introduced underneath the gate and source metal for symmetrical and asymmetrical device to recognize very small size biomolecules such as Amino Acids (AAs). The proposed n + pocket doped vertical device aims to achieve high sensitivity with lower short channel effects. The placement and width of the n + pocket layer within the source are reformed with the goal of acquiring the higher current switching ratio. The variation in the device’s electrical parameters (surface potential, drain current and sensitivity) corresponding to dielectric constant and charge density reflected the biorecognition process in the biosensor. Additionally, the impact of variations in device geometry (spacer length, cavity length, cavity thickness, and gate misalignment effects) on the drain current and drain current sensitivity of device have also been evaluated and reasoned, respectively. The results reflect that with proper choice of the geometric parameters, the device sensitivity can be attained up to 1010. Thus, the present findings reflected that TG-DLTFET has a better sensing capability as a biosensor, together with a low value of short channel effect and leakage current. The proposed n + pocket doped vertical device has a significant potential to detect varations in AAs and DNA.
引用
收藏
页码:4057 / 4065
页数:8
相关论文
共 50 条
  • [41] Triple Metal Extended Source Double Gate Vertical TFET with Boosted DC and Analog/RF Performance for Low Power Applications
    Karmakar, Priyanka
    Patil, Pramit
    Sahu, P. K.
    SILICON, 2022, 14 (11) : 6403 - 6413
  • [42] Insights into temperature influence on analog/RF and linearity performance of a Si/Ge heterojunction asymmetric double gate dopingless TFET
    Suruchi Sharma
    Rikmantra Basu
    Baljit Kaur
    Applied Physics A, 2021, 127
  • [43] Triple Metal Extended Source Double Gate Vertical TFET with Boosted DC and Analog/RF Performance for Low Power Applications
    Priyanka Karmakar
    Pramit Patil
    P. K. Sahu
    Silicon, 2022, 14 : 6403 - 6413
  • [44] Dopingless Tunnel FET with a Hetero-Material Gate: Design and Analysis
    Ram, M. Saketh
    Abdi, Dawit Burusie
    2014 IEEE 2ND INTERNATIONAL CONFERENCE ON EMERGING ELECTRONICS (ICEE), 2014,
  • [45] Insights into temperature influence on analog/RF and linearity performance of a Si/Ge heterojunction asymmetric double gate dopingless TFET
    Sharma, Suruchi
    Basu, Rikmantra
    Kaur, Baljit
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2021, 127 (05):
  • [46] Experimental Design and Analysis of Symmetrical and Asymmetrical Multilevel Inverters
    Ravi Anand
    Rajib Kumar Mandal
    Iranian Journal of Science and Technology, Transactions of Electrical Engineering, 2023, 47 : 983 - 992
  • [47] Experimental Design and Analysis of Symmetrical and Asymmetrical Multilevel Inverters
    Anand, Ravi
    Mandal, Rajib Kumar
    IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY-TRANSACTIONS OF ELECTRICAL ENGINEERING, 2023, 47 (03) : 983 - 992
  • [48] Performance analysis of gate engineered dielectrically modulated TFET biosensors
    Agnihotri, Suneet Kumar
    Samajdar, Dip Prakash
    Rajan, Chithraja
    Yadav, Ankam Srujan
    Gnanesh, Gowri
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2021, 108 (04) : 607 - 622
  • [49] Performance analysis of gate stacked with nitride GAA-TFET
    Sharma, Nitika
    Garg, Nidhi
    Kaur, Gurpreet
    MATERIALS TODAY-PROCEEDINGS, 2020, 28 : 1683 - 1689
  • [50] Optimization of Design Parameters for Vertical Tunneling Based Dual Metal Dual Gate TFET
    Paras, N.
    Chauhan, S. S.
    PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING & COMMUNICATION ENGINEERING (ICACCE-2019), 2019,