Design and Performance Analysis of Symmetrical and Asymmetrical Triple Gate Dopingless Vertical TFET for Biorecognition

被引:0
|
作者
Tanu Wadhera
Girish Wadhwa
Tarun Kumar Bhardwaj
Deepti Kakkar
Balwinder Raj
机构
[1] NIT,Nanoelectronic Research Lab, Department of Electronics and Communication Engineering
来源
Silicon | 2021年 / 13卷
关键词
Charge Plasma; Amino Acids; Dopingless Tunnel FET (DLTFET); Tripple Gate (TG); Sensitivity; Biosensor;
D O I
暂无
中图分类号
学科分类号
摘要
The present paper proposes a dielectric modulation based Triple Gate Doping Less Tunnel Field Effect Transistor (TG-DLTFET) biosensor with a cavity introduced underneath the gate and source metal for symmetrical and asymmetrical device to recognize very small size biomolecules such as Amino Acids (AAs). The proposed n + pocket doped vertical device aims to achieve high sensitivity with lower short channel effects. The placement and width of the n + pocket layer within the source are reformed with the goal of acquiring the higher current switching ratio. The variation in the device’s electrical parameters (surface potential, drain current and sensitivity) corresponding to dielectric constant and charge density reflected the biorecognition process in the biosensor. Additionally, the impact of variations in device geometry (spacer length, cavity length, cavity thickness, and gate misalignment effects) on the drain current and drain current sensitivity of device have also been evaluated and reasoned, respectively. The results reflect that with proper choice of the geometric parameters, the device sensitivity can be attained up to 1010. Thus, the present findings reflected that TG-DLTFET has a better sensing capability as a biosensor, together with a low value of short channel effect and leakage current. The proposed n + pocket doped vertical device has a significant potential to detect varations in AAs and DNA.
引用
收藏
页码:4057 / 4065
页数:8
相关论文
共 50 条
  • [1] Design and Performance Analysis of Symmetrical and Asymmetrical Triple Gate Dopingless Vertical TFET for Biorecognition
    Wadhera, Tanu
    Wadhwa, Girish
    Bhardwaj, Tarun Kumar
    Kakkar, Deepti
    Raj, Balwinder
    SILICON, 2021, 13 (11) : 4057 - 4065
  • [2] Design and Performance Optimization of Dopingless Vertical Nanowire TFET Using Gate Stacking Technique
    Anjana Bhardwaj
    Pradeep Kumar
    Balwinder Raj
    Sunny Anand
    Journal of Electronic Materials, 2022, 51 : 4005 - 4013
  • [3] Design and Performance Optimization of Dopingless Vertical Nanowire TFET Using Gate Stacking Technique
    Bhardwaj, Anjana
    Kumar, Pradeep
    Raj, Balwinder
    Anand, Sunny
    JOURNAL OF ELECTRONIC MATERIALS, 2022, 51 (07) : 4005 - 4013
  • [4] Design and Investigation of Doped Triple Metal Double Gate Vertical TFET for Performance Enhancement
    Wadhwa, Girish
    Singh, Jeetendra
    Raj, Balwider
    SILICON, 2021, 13 (06) : 1839 - 1849
  • [5] Design and Investigation of Doped Triple Metal Double Gate Vertical TFET for Performance Enhancement
    Girish Wadhwa
    Jeetendra Singh
    Balwider Raj
    Silicon, 2021, 13 : 1839 - 1849
  • [6] Impact of Spacer-Gate Engineered Workfunction on the Performance of Dopingless TFET
    Chauhan, Sudakar Singh
    Sharma, Neeraj
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (08) : 1200 - 1203
  • [7] Design and Simulation-Based Analysis of Triple Metal Gate with Ferroelectric-SiGe Heterojunction Based Vertical TFET for Performance Enhancement
    Shailendra Singh
    Rupali Gupta
    Raghvendra Priyanka
    Sanjeev Kumar Singh
    Silicon, 2022, 14 : 11015 - 11025
  • [8] Design and Simulation-Based Analysis of Triple Metal Gate with Ferroelectric-SiGe Heterojunction Based Vertical TFET for Performance Enhancement
    Singh, Shailendra
    Gupta, Rupali
    Priyanka
    Singh, Raghvendra
    Bhalla, Sanjeev Kumar
    SILICON, 2022, 14 (16) : 11015 - 11025
  • [9] Vertical Double Gate Si-Ge Heterojunction Dopingless TFET Based on Charge Plasma Concept for Enhanced Analog Performance
    Gupta, Gaurav
    Rai, Sanjeev
    SILICON, 2024, 16 (15) : 5725 - 5737
  • [10] Performance Analysis of Heterojunction and Hetero Dielectric Triple Material Double Gate TFET
    Rani, C. Sheeja Herobin
    Roach, R. Solomon
    Samuel, T. S. Arun
    Lawrence, S. Edwin
    SILICON, 2022, 14 (11) : 5827 - 5834