Subthreshold Current and Swing Modeling of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile

被引:0
|
作者
Kunal Singh
Sanjay Kumar
Ekta Goel
Balraj Singh
Mirgender Kumar
Sarvesh Dubey
Satyabrata Jit
机构
[1] Indian Institute of Technology (BHU),Department of Electronics Engineering
[2] Shri Ramswaroop Memorial University,Faculty of Electronics and Communication Engineering
来源
关键词
Ultra-shallow junction (USJ); straggle parameter; subthreshold current; subthreshold swing; short-channel effects (SCEs); gate underlap; DG MOSFETs;
D O I
暂无
中图分类号
学科分类号
摘要
This paper proposes a new model for the subthreshold current and swing of the short-channel symmetric underlap ultrathin double gate metal oxide field effect transistors with a source/drain lateral Gaussian doping profile. The channel potential model already reported earlier has been utilized to formulate the closed form expression for the subthreshold current and swing of the device. The effects of the lateral straggle and geometrical parameters such as the channel length, channel thickness, and oxide thickness on the off current and subthreshold slope have been demonstrated. The devices with source/drain lateral Gaussian doping profiles in the underlap structure are observed to be highly resistant to short channel effects while improving the current drive. The proposed model is validated by comparing the results with the numerical simulation data obtained by using the commercially available ATLAS™, a two-dimensional (2-D) device simulator from SILVACO.
引用
收藏
页码:579 / 584
页数:5
相关论文
共 50 条
  • [31] Effects of Elevated Source/Drain and Side Spacer Dielectric on the Drivability Optimization of Non-abrupt Ultra Shallow Junction Gate Underlap DG MOSFETs
    Singh, Kunal
    Kumar, Sanjay
    Goel, Ekta
    Singh, Balraj
    Dubey, Sarvesh
    Jit, Satyabrata
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (01) : 520 - 526
  • [32] A Threshold Voltage Model for the Short-Channel Double-Gate (DG) MOSFETs with a Vertical Gaussian Doping Profile
    Tiwari, Pramod Kumar
    Jit, S.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2011, 6 (02) : 207 - 213
  • [33] A subthreshold surface potential and drain current model for lateral asymmetric channel (LAC) MOSFETs
    Baishya, S.
    Chakraborty, S.
    Mallik, A.
    Sarkar, C. K.
    IETE JOURNAL OF RESEARCH, 2006, 52 (05) : 379 - 390
  • [34] Subthreshold Current Modeling of Surrounding Gate MOSFET: A Gaussian Approach
    Roy, Palash
    Syamal, Binit
    Mohankumar, N.
    Sarkar, C. K.
    2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 70 - 73
  • [35] A Physical Model for Fringe Capacitance in Double-Gate MOSFETs With Non-Abrupt Source/Drain Junctions and Gate Underlap
    Agrawal, Shishir
    Fossum, Jerry G.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (05) : 1069 - 1075
  • [36] Compact modeling of subthreshold swing in double gate and nanowire MOSFETs, for Si and GaAs channel materials
    Hiblot, G.
    Rafhay, Q.
    Boeuf, F.
    Ghibaudo, G.
    SOLID-STATE ELECTRONICS, 2015, 111 : 188 - 195
  • [37] Analytical subthreshold current modeling of nanoscale ultra-thin body ultra-thin box SOI MOSFETs with a vertical gaussian doping profile
    Wei, Sufen
    Zhang, Guohe
    Huang, Huixiang
    Liu, Jing
    Shao, Zhibiao
    Geng, Li
    Yang, Cheng-Fu
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2018, 24 (01): : 179 - 192
  • [38] Analytical subthreshold current modeling of nanoscale ultra-thin body ultra-thin box SOI MOSFETs with a vertical gaussian doping profile
    Sufen Wei
    Guohe Zhang
    Huixiang Huang
    Jing Liu
    Zhibiao Shao
    Li Geng
    Cheng-Fu Yang
    Microsystem Technologies, 2018, 24 : 179 - 192
  • [39] Modeling and significance of fringe capacitance in nonclassical CMOS devices with gate-source/drain underlap
    Kim, Seung-Hwan
    Fossum, Jerry G.
    Yang, Ji-Woon
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2143 - 2150
  • [40] Analytical subthreshold current and subthreshold swing models of short-channel dual-metal-gate (DMG) fully-depleted recessed-source/drain (Re-S/D) SOI MOSFETs
    Saramekala, Gopi Krishna
    Santra, Abirmoya
    Kumar, Mirgender
    Dubey, Sarvesh
    Jit, Satyabrata
    Tiwari, Pramod Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (02) : 467 - 476