CMP Challenges for Advanced Technology Nodes

被引:8
|
作者
John H. Zhang
Haigou Huang
Andrew M. Greene
Ruilong Xie
Soon-Cheon Seo
Pietro Montanini
Wei-Tsu Tseng
Stan Tsai
Matthew Malley
Qiang Fang
Raghuveer Patlolla
Dinesh Koli
Dechao Guo
Donald F. Canaperi
Charan Surisetty
Jean E. Wynne
Walter Kleemeier
Cathy Labelle
机构
[1] Albany Nanotechnology Center,Globalfoundries
[2] Globalfoundries,IBM Research
[3] Albany Nanotechnology Center,undefined
关键词
D O I
10.1557/adv.2017.366
中图分类号
学科分类号
摘要
The CMP challenges for advanced technology nodes are discussed. Global and local uniformity challenges and their cumulative effects are presented. Uniformity improvements for advanced node integration were achieved through slurry, pad and platen optimization, innovative integration schemes, the reduction of incoming variation and the reduction of cumulative effects. We discuss reduction of typical CMP defect types. Defects resulting from simple mechanisms (foreign material, polish residues) and those resulting from chemical and physical interactions (corrosion, chemical attack, scratches, physical migration) and strategies for control are studied. Defectivity reduction measures include new post-CMP clean chemicals, new slurries and pads and reduction of incoming defectivity. Finally we discuss an observed tradeoff between good defectivity and good uniformity.
引用
收藏
页码:2361 / 2372
页数:11
相关论文
共 50 条
  • [31] Detailed Routing Algorithms for Advanced Technology Nodes
    Ahrens, Markus
    Gester, Michael
    Klewinghaus, Niko
    Mueller, Dirk
    Peyer, Sven
    Schulte, Christian
    Tellez, Gustavo
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (04) : 563 - 576
  • [32] Electron beam metrology for advanced technology nodes
    Lorusso, Gian Francesco
    Horiguchi, Naoto
    Bommels, Jurgen
    Wilson, Christopher J.
    Van den Bosch, Geert
    Kar, Gouri Sankar
    Ohashi, Takeyoshi
    Sutani, Takumichi
    Watanabe, Ryota
    Takemasa, Yoshikata
    Ikota, Masami
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (SD)
  • [33] OPC development in action for advanced technology nodes
    Wang, Anthony Chunqing
    Fujimoto, Masashi
    van Adrichem, Paul. J. M.
    Bork, Ingo
    Yamashita, Hiroshi
    [J]. PHOTOMASK TECHNOLOGY 2007, PTS 1-3, 2007, 6730
  • [34] Contact Metallization for Advanced CMOS Technology Nodes
    Kamineni, V.
    Carr, A.
    Niu, C.
    Adusumilli, P.
    Abrams, T.
    Xie, R.
    Fan, S.
    Kelly, J.
    Amanapu, H.
    Tsai, S.
    Ryan, K.
    Liang, Y.
    Lin, X.
    Choi, S.
    Dixit, H.
    Konar, A.
    Lanzillo, N.
    Wu, H.
    Cho, J.
    Guo, D.
    Choi, K.
    Raymond, M. V.
    [J]. 2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 28 - 29
  • [35] Modeling of Via Resistance for Advanced Technology Nodes
    Ciofi, Ivan
    Roussel, Philippe J.
    Saad, Yves
    Moroz, Victor
    Hu, Chia-Ying
    Baert, Rogier
    Croes, Kristof
    Contino, Antonino
    Vandersmissen, Kevin
    Gao, Weimin
    Matagne, Philippe
    Badaroglu, Mustafa
    Wilson, Christopher J.
    Mocuta, Dan
    Tokei, Zsolt
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (05) : 2306 - 2313
  • [36] Characterization and control of microcontamination for advanced technology nodes and 300-mm wafer processing: Overview and challenges
    Tseng, BHJ
    You, MD
    Hsin, SC
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (04) : 623 - 630
  • [37] Surmounting Challenges in the Design of Low Power Real Time Clock IP For Advanced FinFET Technology Nodes
    Sukumar, Krishnan
    Vodnala, Santosh
    Ayyagari, Ravindra
    Jain, Animesh
    Gancsan, Thanapandi
    Rajesh, R.
    [J]. 2023 36TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2023 22ND INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, VLSID, 2023, : 157 - 162
  • [38] Post-copper CMP cleans challenges for 90 nm technology
    Eissa, MM
    Ramappa, DA
    Ogawa, E
    Doke, N
    Zielinski, EM
    Borst, CL
    Shinn, G
    McKerrow, AJ
    [J]. ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 559 - 570
  • [39] MITIGATION OF CORROSION CHALLENGES FOR BARRIER FILMS AT ADVANCED NODES
    Sagi, K. V.
    Babu, S. V.
    [J]. 2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [40] On Generating Cell Library in Advanced Nodes: Efforts and Challenges
    Chen, Hung-Ming
    Hsiao, Cheng-Li
    Chao, Wei-Tung
    Hsieh, I-Chun
    [J]. 2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,