A physics-based 3-D potential and threshold voltage model for undoped triple-gate FinFET with interface trapped charges

被引:0
|
作者
S. R. Sriram
B. Bindu
机构
[1] VIT,School of Electronics Engineering
来源
关键词
Triple-gate FinFET; Threshold voltage model; Potential distribution; Interface traps; Reliability;
D O I
暂无
中图分类号
学科分类号
摘要
A threshold voltage model based on the solution of the three-dimensional (3-D) Poisson’s equation for an undoped triple-gate (TG) fin-shaped field-effect transistor (FinFET) with localized interface trapped charge is presented in this paper. Such localized interface charge created by either hot carrier injection or bias temperature instability degrades the threshold voltage and thereby the overall performance of FinFET devices. The proposed model considers the location of the interface traps and the length of the damaged region. The potential distribution and the threshold voltage of the TG FinFET obtained from the model are compared with data from technology computer-aided design simulations, which validates the model for different device dimensions, interface trapped charge densities, damaged region lengths, and drain biases. The results show that the variation of the threshold voltage mainly depends on the length of the damaged region and the thickness of the oxide but is independent of the fin width and height. Furthermore, short-channel effects such as threshold voltage roll-off and drain-induced barrier lowering are investigated, considering both positive and negative interface traps.
引用
收藏
页码:37 / 45
页数:8
相关论文
共 36 条
  • [31] Physics-based 2D analytical potential model with disorder effects for scaling a-IGZO TFT via dual material gate engineering
    Huang, Shijie
    Guo, Jingrui
    Xu, Lihua
    Wang, Lingfei
    Li, Ling
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2022, 61 (10)
  • [32] Physics-Based Compact Model of Current Stress-Induced Threshold Voltage Shift in Top-Gate Self-Aligned Amorphous InGaZnO Thin-Film Transistors
    Yang, Tae Jun
    Park, Jingyu
    Choi, Sungju
    Kim, Changwook
    Han, Moonsup
    Bae, Jong-Ho
    Choi, Sung-Jin
    Kim, Dong Myong
    Shin, Hong Jae
    Jeong, Yun Sik
    Bae, Jong Uk
    Oh, Chang Ho
    Park, Dong-Wook
    Kim, Dae Hwan
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (10) : 1685 - 1688
  • [33] Threshold voltage model for small geometry AlGaN/GaN HEMTs based on analytical solution of 3-D Poisson's equation
    Kumar, Sona P.
    Agrawal, Anju
    Chaujar, Rishu
    Kabra, Sneha
    Gupta, Mridula
    Gupta, R. S.
    MICROELECTRONICS JOURNAL, 2007, 38 (10-11) : 1013 - 1020
  • [34] A 2D Potential Based Threshold Voltage Model Analysis and Comparison of Junctionless Symmetric Double Gate Vertical Slit Field Effect Transistor
    Chaudhary, Tarun
    Khanna, Gargi
    IETE JOURNAL OF RESEARCH, 2017, 63 (04) : 451 - 460
  • [35] A Compact Model-Based Threshold Voltage Distribution Simulation of 3D Gate-All-Around (GAA) NAND Flash Memories
    Yoo, Jinil
    Shin, Hyungcheol
    8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 100 - 102
  • [36] Threshold voltage model for mesa-isolated small geometry fully depleted SOI MOSFETs based on analytical solution of 3-D Poisson's equation
    Katti, G
    DasGupta, N
    DasGupta, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (07) : 1169 - 1177