Performance Assessment of Graded Channel Gate-Stack based Double Gate MOSFET for Bio-sensing Applications

被引:0
|
作者
Dibyendu Chowdhury
Bishnu Prasad De
Subir Kumar Maity
Navaneet Kumar Singh
Rajib Kar
Durbadal Mandal
机构
[1] Haldia Institute of Technology,Department of Electronics and Communication Engineering
[2] Kalinga Institute of Industrial Technology (KIIT),School of Electronics Engineering
[3] National institute of Technology Durgapur,Department of Electronics and Communication Engineering
来源
Silicon | 2023年 / 15卷
关键词
Dielectric modulation; Sensitivity; Biomolecules; Graded channel MOSFET; MOSFET biosensors;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, the performance of the Asymmetric Gate Graded Channel Gate-Stack Double Gate (AG-GCGS-DG) MOSFET-based biosensor has been investigated for dielectric-modulated (DM) label-free sensing of neutral and charged biomolecules present in the cavity region. The efficiency of the AG-GCGS-DG MOSFET-based biosensor has been evaluated to compare with the Symmetric Gate (SG) GCGS-DG MOSFET-based biosensor in terms of different sensitivity metrics such as threshold voltage, On state current, subthreshold swing and drain current sensitivity. The asymmetric gate (AG) type biosensor shows 290%, 7%, 96% and 103% improvement in threshold voltage, On state current, subthreshold swing and drain current sensitivity as compared to the symmetric gate (SG) based biosensor. Linearity characteristics of asymmetric and symmetric gate-based biosensors have been studied in terms of higher order derivatives of transconductance, voltage intercept point, extrapolated input power point, and intermodulation distortion. The asymmetric gate biosensor shows better linearity performance compared to the symmetric gate-based biosensor.
引用
收藏
页码:1679 / 1689
页数:10
相关论文
共 50 条
  • [1] Performance Assessment of Graded Channel Gate-Stack based Double Gate MOSFET for Bio-sensing Applications
    Chowdhury, Dibyendu
    De, Bishnu Prasad
    Maity, Subir Kumar
    Singh, Navaneet Kumar
    Kar, Rajib
    Mandal, Durbadal
    SILICON, 2023, 15 (04) : 1679 - 1689
  • [2] Optimization of Subthreshold Parameters of Graded-Channel Gate-Stack Double-Gate (GC-GS-DG) MOSFET Using PSO-CFIWA
    Chowdhury, Dibyendu
    De, Bishnu Prasad
    Ghosh, Sumalya
    Singh, Navaneet Kumar
    Kar, Rajib
    Mandal, Durbadal
    MICRO AND NANOELECTRONICS DEVICES, CIRCUITS AND SYSTEMS, 2023, 904 : 41 - 50
  • [3] Analog/RF Performance of Graded Channel Gate Stack Triple Material Double Gate Strained-Si MOSFET with Fixed Charges
    Subba Rao Suddapalli
    Bheema Rao Nistala
    Silicon, 2022, 14 : 2741 - 2756
  • [4] Analog/RF Performance of Graded Channel Gate Stack Triple Material Double Gate Strained-Si MOSFET with Fixed Charges
    Suddapalli, Subba Rao
    Nistala, Bheema Rao
    SILICON, 2022, 14 (06) : 2741 - 2756
  • [5] A Two-Dimensional (2D) Analytical Modeling and Improved Short Channel Performance of Graded-Channel Gate-Stack (GCGS) Dual-Material Double-Gate (DMDG) MOSFET
    Vadthiya, Narendar
    Tripathi, Shweta
    Naik, R. Bhavani Shankar
    SILICON, 2018, 10 (06) : 2399 - 2407
  • [6] A Two-Dimensional (2D) Analytical Modeling and Improved Short Channel Performance of Graded-Channel Gate-Stack (GCGS) Dual-Material Double-Gate (DMDG) MOSFET
    Narendar Vadthiya
    Shweta Tripathi
    R. Bhavani Shankar Naik
    Silicon, 2018, 10 : 2399 - 2407
  • [7] Dual Material Gate Oxide Stack Symmetric Double Gate MOSFET: Improving Short Channel Effects of Nanoscale Double Gate MOSFET
    Razavi, Pedram
    Orouji, Ali A.
    BEC 2008: 2008 INTERNATIONAL BIENNIAL BALTIC ELECTRONICS CONFERENCE, PROCEEDINGS, 2008, : 83 - 86
  • [8] Surface Potential Modeling of Graded-Channel Gate-Stack (GCGS) High-K Dielectric Dual-Material Double-Gate (DMDG) MOSFET and Analog/RF Performance Study
    Narendar, Vadthiya
    Girdhardas, Kalola Ankit
    SILICON, 2018, 10 (06) : 2865 - 2875
  • [9] Surface Potential Modeling of Graded-Channel Gate-Stack (GCGS) High-K Dielectric Dual-Material Double-Gate (DMDG) MOSFET and Analog/RF Performance Study
    Vadthiya Narendar
    Kalola Ankit Girdhardas
    Silicon, 2018, 10 : 2865 - 2875
  • [10] Effect of Body Thickness on Device Performance of Graded Channel Tri-Metal Double Gate Stack Gate
    Ghosh, Sudipta
    Kundu, Supratim
    Guha, Sourav
    Ghosh, Jui
    Pachal, Prithviraj
    Sarkar, Subir Kumar
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 427 - 431