A built-in self-test for analog reconfigurable filters implemented in a mixed-signal configurable processor

被引:0
|
作者
Emanuel Dri
Gabriela Peretti
Eduardo Romero
机构
[1] Universidad Tecnológica Nacional – Facultad Regional Villa Maria,Mechatronics Quality Research Group
[2] Universidad Nacional de Cordoba – Facultad de Matemática Astronomia y Fisica,Electronics and Instrumental Development Group
关键词
Built-in self-test; Mixed-signal reconfigurable hardware; Programmable; System on chip; Switched-capacitor filters; Transient response analysis method;
D O I
暂无
中图分类号
学科分类号
摘要
This work introduced a new BIST scheme under a functional test approach. It solves the problem of determining in-field the specifications of lowpass filters embedded in PSoC1 devices with zero hardware overhead. The user can implement the BIST we propose here because it just requires the information and resources freely offered by the manufacturer, the nominal specifications of the filter, and its location within the resources array of the chip. It consists of a software routine that reconfigures the resources available in the device to synthesize all the circuitry needed for the test: stimuli generation, filter response measurement and analysis, data processing, and a communication interface to output the test results. The proposal is based on the transient response analysis method (TRAM), a test strategy for analog filters used to determine the functional parameters of the circuits under test. The BIST performance was evaluated by comparing it against frequency response and TRAM measurements. The laboratory results showed low errors and good repeatability, validating the proposal.
引用
收藏
页码:355 / 365
页数:10
相关论文
共 50 条
  • [21] Functional Built-In Self-Test for Processor Cores in SoC
    Ubar, Raimund
    Indus, Viljar
    Kalmend, Oliver
    Evartson, Teet
    Orasson, Elmet
    [J]. 2012 NORCHIP, 2012,
  • [22] Built-in self-test scheme for on-chip diagnosis, compliant with the IEEE 1149.4 mixed-signal test bus standard
    Acevedo, GOD
    Ramirez-Angulo, J
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 149 - 152
  • [23] A self-reconfigurable platform for built-in self-test applications
    Groza, Voicu
    Abielmona, Rami
    Assaf, Mansour H.
    Elbadri, Mohammed
    El-Kadri, Mohammad
    Khalaf, Arkan
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2007, 56 (04) : 1307 - 1315
  • [24] Built-in self-test
    Zorian, Y
    [J]. MICROELECTRONIC ENGINEERING, 1999, 49 (1-2) : 135 - 138
  • [25] Digital components for Built-In Self-Test of analog circuits
    Stroud, C
    Karunaratna, P
    Bradley, E
    [J]. TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 47 - 51
  • [26] DC built-in self-test for linear analog circuits
    Chatterjee, A
    Kim, BC
    Nagi, N
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (02): : 26 - 33
  • [27] A prototype unit for built-in self-test of analog circuits
    Lewis, B
    Lim, S
    Puckett, R
    Stroud, C
    [J]. IEEE SOUTHEASTCON '99, PROCEEDINGS, 1999, : 221 - 224
  • [28] RMBITP: A reconfigurable matrix based built in self-test processor
    Golnabi, H
    Provence, JD
    [J]. MICROELECTRONICS JOURNAL, 1997, 28 (02) : 115 - 127
  • [29] Innovative Built-In Self-Test Schemes for On-Chip Diagnosis, Compliant with the IEEE 1149.4 Mixed-Signal Test Bus Standard
    Gladys Omayra Ducoudray-Acevedo
    Jaime Ramírez-Angulo
    [J]. Journal of Electronic Testing, 2003, 19 : 21 - 28
  • [30] Impulse Signal Generation and Measurement Technique for Cost-Effective Built-In Self Test in Analog Mixed-Signal Systems
    San-Um, Wimol
    Masayoshi, Tachibana
    [J]. 2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 1195 - 1198