FPGA Implementation of an Ultrasonic Flaw Detection Algorithm Based on Convolutional Neural Networks

被引:0
|
作者
Y. Yuan
K. Virupakshappa
E. Oruklu
机构
[1] Illinois Institute of Technology,Department of Electrical and Computer Engineering
来源
关键词
Ultrasound Non-Destructive Evaluation (NDE); Convolutional Neural Network (CNN); Deep Learning; Field Programmable Gate Array (FPGA); High-level synthesis (HLS); Software/hardware co-design);
D O I
暂无
中图分类号
学科分类号
摘要
Convolutional Neural Networks (CNN) and derivative architectures have been increasingly popular for image and signal processing applications such as detection and classification. Recently, a CNN architecture with a Wavelet Packet feature selector (Ultra-CNN) was introduced for Ultrasonic Non-Destructive Evaluation applications. This CNN based classifier manages to detect the presence of flaws with accuracy up to 92% using experimental data. In this study, an FPGA based Ultra-CNN design using high-level synthesis (HLS) is presented. Implementing the algorithm on a portable FPGA platform facilitates detection of ultrasonic flaws with high accuracy even when there is no access to high performance computation resources in the field. Unlike most other CNN designs used for pattern recognition in images, Ultra-CNN’s fully connected layers require more operations than its convolutional layers. In order to maximize the throughput, proposed design is optimized for both convolutional and fully connected layers. Therefore, we introduce a new design with two pipelined processors optimized for convolutional and fully connected layers, respectively. The results demonstrate highest utilization efficiency achieved compared to other CNN implementations and validate the low-cost, real-time operation of the design.
引用
收藏
页码:1447 / 1457
页数:10
相关论文
共 50 条
  • [1] FPGA Implementation of an Ultrasonic Flaw Detection Algorithm Based on Convolutional Neural Networks
    Yuan, Y.
    Virupakshappa, K.
    Oruklu, E.
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2022, 94 (12): : 1447 - 1457
  • [2] Model Compression and FPGA Implementation of an Ultrasonic Flaw Detection Algorithm based on Meta Learning
    Yuan, Yu
    Virupakshappa, Kushal
    Oruklu, Erdal
    [J]. 2022 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IEEE IUS), 2022,
  • [3] Acceleration and implementation of convolutional neural networks based on FPGA
    Zhao, Sijie
    Gao, Shangshang
    Wang, Rugang
    Wang, Yuanyuan
    Zhou, Feng
    Guo, Naihong
    [J]. DIGITAL SIGNAL PROCESSING, 2023, 141
  • [4] FPGA Implementation and Acceleration of Convolutional Neural Networks
    Pisharody, Jayanth N.
    Pranav, K. B.
    Ranjitha, M.
    Rajeshwari, B.
    [J]. 2021 6TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2021,
  • [5] Efficient Implementation of Convolutional Neural Networks on FPGA
    Hadnagy, A.
    Feher, B.
    Kovacshazy, T.
    [J]. 2018 19TH INTERNATIONAL CARPATHIAN CONTROL CONFERENCE (ICCC), 2018, : 359 - 364
  • [6] Noise Convolutional Neural Networks and FPGA Implementation
    Munakala, Atsuki
    Nakahara, IIiroki
    Sato, Shimpei
    [J]. 2019 IEEE 49TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2019, : 85 - 90
  • [7] A FPGA based ultrasonic rail flaw detection system
    Li, Wei
    Zhang, Houxiang
    [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY (ISSPIT), 2017, : 150 - 155
  • [8] An FPGA-based Accelerator Implementation for Deep Convolutional Neural Networks
    Zhou, Yongmei
    Jiang, Jingfei
    [J]. PROCEEDINGS OF 2015 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2015), 2015, : 829 - 832
  • [9] FPGA Implementation of a Support Vector Machine Classifier for Ultrasonic Flaw Detection
    Jiang, Yiyue
    Virupakshappa, Kushal
    Oruklu, Erdal
    [J]. 2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 180 - 183
  • [10] Implementation of energy-efficient fast convolution algorithm for deep convolutional neural networks based on FPGA
    Li, W. -J.
    Ruan, S. -J.
    Yang, D. -S.
    [J]. ELECTRONICS LETTERS, 2020, 56 (10) : 485 - 487