Generating custom code for efficient query execution on heterogeneous processors

被引:0
|
作者
Sebastian Breß
Bastian Köcher
Henning Funke
Steffen Zeuch
Tilmann Rabl
Volker Markl
机构
[1] DFKI GmbH,
[2] TU Berlin,undefined
[3] TU Dortmund,undefined
来源
The VLDB Journal | 2018年 / 27卷
关键词
Database systems; Database query processing; Query compilation; Heterogeneous processors; CPU; GPU; MIC; Code generation; Code variants; Variant optimization;
D O I
暂无
中图分类号
学科分类号
摘要
Processor manufacturers build increasingly specialized processors to mitigate the effects of the power wall in order to deliver improved performance. Currently, database engines have to be manually optimized for each processor which is a costly and error- prone process. In this paper, we propose concepts to adapt to and to exploit the performance enhancements of modern processors automatically. Our core idea is to create processor-specific code variants and to learn a well-performing code variant for each processor. These code variants leverage various parallelization strategies and apply both generic- and processor-specific code transformations. Our experimental results show that the performance of code variants may diverge up to two orders of magnitude. In order to achieve peak performance, we generate custom code for each processor. We show that our approach finds an efficient custom code variant for multi-core CPUs, GPUs, and MICs.
引用
收藏
页码:797 / 822
页数:25
相关论文
共 50 条
  • [1] Generating custom code for efficient query execution on heterogeneous processors
    Bress, Sebastian
    Koecher, Bastian
    Funke, Henning
    Zeuch, Steffen
    Rabl, Tilmann
    Markl, Volker
    [J]. VLDB JOURNAL, 2018, 27 (06): : 797 - 822
  • [2] Generating Power-Efficient Query Execution Plan
    Liu, Xiaowei
    Wang, Jinbao
    Wang, Haijie
    Gao, Hong
    [J]. PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER SCIENCE AND ENGINEERING (CSE 2013), 2013, 42 : 284 - 288
  • [3] LOGER: A Learned Optimizer towards Generating Efficient and Robust Query Execution Plans
    Chen, Tianyi
    Gao, Jun
    Chen, Hedui
    Tu, Yaofeng
    [J]. PROCEEDINGS OF THE VLDB ENDOWMENT, 2023, 16 (07): : 1777 - 1789
  • [4] Efficient Task-based Code Generation for SDF Graph Execution on Multicore Processors
    Georgakarakos, Georgios
    Lilius, Johan
    [J]. 2018 CONFERENCE ON DESIGN AND ARCHITECTURES FOR SIGNAL AND IMAGE PROCESSING (DASIP), 2018, : 112 - 117
  • [5] Generating code for holistic query evaluation
    Krikellas, Konstantinos
    Viglas, Stratis D.
    Cintra, Marcelo
    [J]. 26TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING ICDE 2010, 2010, : 613 - 624
  • [6] Efficient Custom Instruction Enumeration for Extensible Processors
    Xiao, Chenglong
    Casseau, Emmanuel
    [J]. ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 211 - 214
  • [7] Data-Driven Thread Execution on Heterogeneous Processors
    Samer Arandi
    George Matheou
    Costas Kyriacou
    Paraskevas Evripidou
    [J]. International Journal of Parallel Programming, 2018, 46 : 198 - 224
  • [8] Data-Driven Thread Execution on Heterogeneous Processors
    Arandi, Samer
    Matheou, George
    Kyriacou, Costas
    Evripidou, Paraskevas
    [J]. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2018, 46 (02) : 198 - 224
  • [9] Generating Efficient Data Movement Code for Heterogeneous Architectures with Distributed-Memory
    Dathathri, Roshan
    Reddy, Chandan
    Ramashekar, Thejas
    Bondhugula, Uday
    [J]. 2013 22ND INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT), 2013, : 375 - 386
  • [10] Efficient Code Compression for Embedded Processors
    Bonny, Talal
    Henkel, Joerg
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (12) : 1696 - 1707