A Traffic Intensive Virtual Channels Allocation Scheme in Network-on-Chip

被引:0
|
作者
Bansidhar Joshi
Manish K. Thakur
机构
[1] Jaypee Institute of Information Technology,Department of Computer Science Engineering and Information Technology
关键词
Network-on-Chip; Router micro-architecture; Virtual channel; VC allocation; Synthetic traffic;
D O I
暂无
中图分类号
学科分类号
摘要
The Network-on-Chip (NoC) phenomenon has emerged as a highly reliable and efficient communication system that improves the scalability of modern chips with lesser communication overhead. Virtual Channels (VC)-based flow control strategy plays a vital role to make NoC an efficient communication system. While transitioning from source to destination IP cores, allocation of the packets (flits) to the next router’s available VCs is done as per an allocation strategy. An ideal VC allocation determines an effective usage of resources, which typically results in an increasing number of packets received at the destination(s) and can minimize the per-hop delay as a performance enhancement. However, recognizing the influence of diverse traffic and load configurations over multiple source-destination paths on NoCs’ performance is crucial to the realization of the many-core architectures. This paper introduces an artificial neural networks (ANN)-based VC allocation technique that prioritizes the most appropriate VCs for allocation and provides all-round performance improvisation. Here, adjustable weights (priorities) are set to each VC in each port of every router, to distribute traversing flits among accessible VCs. The proposed scheme is compared with the state-of-the-art First-Come-First-Serve (FCFS)-based VC allocation under two distinct routing strategies. Conducted experiments under various diverse traffic scenarios for the proposed scheme demonstrate an upsurge of up to 5.75% in the number of packets received at destinations, while also incurring up to 24.4% lesser network delay as compared to the FCFS-based VC allocation scheme.
引用
收藏
页码:9619 / 9633
页数:14
相关论文
共 50 条
  • [21] Traffic Characterization Based Stochastic Modelling of Network-on-Chip
    Adusumilli, Vijaya Bhaskar
    Tg, Venkatesh
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (04) : 1215 - 1222
  • [22] Channel allocation protocol for reconfigurable Optical Network-on-Chip
    Luo, Jiating
    Killian, Cedric
    Le Beux, Sebastien
    Chillet, Daniel
    Li, Hui
    O'Connor, Ian
    Sentieys, Olivier
    2015 WORKSHOP ON EXPLOITING SILICON PHOTONICS FOR ENERGY-EFFICIENT HIGH PERFORMANCE COMPUTING (SIPHOTONICS), 2014, : 33 - 39
  • [23] A Systematic Network-on-Chip Traffic Modeling and Generation Methodology
    Wang, Zhe
    Liu, Weichen
    Xu, Jiang
    Wu, Xiaowen
    Wang, Zhehui
    Li, Bin
    Iyer, Ravi
    Illikkal, Ramesh
    2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 675 - 678
  • [24] INFLUENCE OF TRAFFIC CORRELATION ON THE PERFORMANCE OF NETWORK-ON-CHIP DESIGNS
    Wang, Fang
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2010, 19 (03) : 655 - 669
  • [25] Multiplane virtual channel router for Network-on-Chip design
    Noh, Seongmin
    Ngo, Vu-Duc
    Jao, Haiyan
    Choi, Hae-Wook
    2006 FIRST INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS, 2006, : 348 - +
  • [26] Design and implementation of routing scheme for wireless network-on-chip
    Wang, Yi
    Zhao, Dan
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1357 - 1360
  • [27] TDM virtual-circuit configuration for network-on-chip
    Lu, Zhonghai
    Jantsch, Axel
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (08) : 1021 - 1034
  • [28] In-Channel Flow Control Scheme for Network-on-Chip
    Nimbalkar, Vrishali Vijay
    Varghese, Kuruvilla
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 459 - 466
  • [29] Virtual Synaptic Interconnect Using an Asynchronous Network-on-Chip
    Rast, Alexander D.
    Yang, Shufan
    Khan, Mukaram
    Furber, Steve B.
    2008 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-8, 2008, : 2727 - 2734
  • [30] Maximizing Switch Allocation Matching to Reduce Latency in Network-on-Chip
    Katta, Monika
    Ramesh, T. K.
    2021 IEEE 3RD PHD COLLOQUIUM ON ETHICALLY DRIVEN INNOVATION AND TECHNOLOGY FOR SOCIETY (PHD EDITS), 2021,