Convergence rates of the efficient global optimization algorithm for improving the design of analog circuits

被引:0
|
作者
Nawel Drira
Mouna Kotti
Mourad Fakhfakh
Patrick Siarry
Esteban Tlelo-Cuautle
机构
[1] University of Gabès,
[2] University of Paris-Est Créteil,undefined
[3] University of Sfax,undefined
[4] INAOE,undefined
关键词
Optimization; Metamodeling; Kriging technique; EGO; Expected improvement; Metaheuristic; PSO; GA; CMOS; CCII; VF; Wilcoxon signed-rank test; MOEGO; MOPSO;
D O I
暂无
中图分类号
学科分类号
摘要
Optimal sizing of analog circuits is a hard and time-consuming challenge. Nowadays, analog designers are more than ever interested in developing solutions for automating such a task. In order to overcome well-known drawbacks of the conventional equation-based and simulation-based sizing techniques, analog designers are being attracted by the so-called metamodeling techniques and recently have used them for establishing accurate models of circuits’ performances. Metamodels have been associated to optimization routines to maximize circuits’ performances. In this work we deal with the newly proposed efficient global optimization (EGO) algorithm that intrinsically offers both the metamodel generation and the optimization routine. Furthermore, it performs the requested task by using a relatively very small number of performance evaluations. Firstly, we focus on the convergence rates of the EGO technique via twenty benchmark test problems. Then, we use EGO for the optimal design of a couple of analog CMOS circuits. Comparison between EGO performances and those obtained using two surrogate-assisted metaheuristics is provided to show potentialities of the proposed approach. Finally, The case of muti-objective problems is also considered. The multi-objective efficient global optimization algorithm is used for generating Pareto fronts of conflicting perormances of two analog circuits. Obtained results are compared to those of the conventional in-loop optimization technique.
引用
收藏
页码:143 / 162
页数:19
相关论文
共 50 条
  • [31] Systematic design of analog integrated circuits using ant colony algorithm based on noise optimization
    Akbari, Meysam
    Shokouhifar, Mohammad
    Hashemipour, Omid
    Jalali, Ali
    Hassanzadeh, Alireza
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 86 (02) : 327 - 339
  • [32] Systematic design of analog integrated circuits using ant colony algorithm based on noise optimization
    Meysam Akbari
    Mohammad Shokouhifar
    Omid Hashemipour
    Ali Jalali
    Alireza Hassanzadeh
    [J]. Analog Integrated Circuits and Signal Processing, 2016, 86 : 327 - 339
  • [33] An Efficient Algorithm to Synthesize Quantum Circuits and Optimization
    Susam, Omercan
    Altun, Mustafa
    [J]. 2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 570 - 573
  • [34] Preliminary structure of quasi optimal algorithm for optimization of analog circuits
    Zemliak, Alexander
    Markina, Tatiana
    [J]. WSEAS Transactions on Circuits and Systems, 2013, 12 (07): : 199 - 210
  • [35] A performance driven layout compaction optimization algorithm for analog circuits
    Chan, Henry H. Y.
    Zilic, Zeljko
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2934 - 2937
  • [36] Efficient Bayesian Yield Optimization Approach for Analog and SRAM Circuits
    Wang, Mengshuo
    Yang, Fan
    Yan, Changhao
    Zeng, Xuan
    Hu, Xiangdong
    [J]. PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [37] PyCO: A Parallel Genetic Algorithm Optimization Tool for Analog Circuits
    Rabuske, Taimur G.
    Pinheiro, Renan B.
    Fernandes, Jorge
    Rodrigues, Cesar R.
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
  • [38] Preliminary Structure of Quasi Optimal Algorithm for Optimization of Analog Circuits
    Zemliak, Alexander
    Markina, Tatiana
    [J]. 2013 12TH INTERNATIONAL CONFERENCE ON THE EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS (CADSM 2013), 2013, : 402 - 406
  • [39] Optimization of CMOS Analog Circuits Using Sine Cosine Algorithm
    Majeed, M. A. Mushahhid
    Rao, Patri Srihari
    [J]. 2017 8TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2017,
  • [40] Rates of convergence for a class of global stochastic optimization algorithms
    Yin, G
    [J]. SIAM JOURNAL ON OPTIMIZATION, 1999, 10 (01) : 99 - 120