共 11 条
- [3] Design of High Speed Low Power Multiplier using Reversible logic: a Vedic Mathematical Approach [J]. PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013), 2013, : 775 - 781
- [4] Design of Low Power and High Speed Modified Carry Select Adder for 16 bit Vedic Multiplier [J]. 2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
- [5] Linear Transformation Based Efficient Canonical Signed Digit Multiplier Using High Speed and Low Power Reversible Logic [J]. 2012 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2012, : 373 - 378
- [8] RETRACTED ARTICLE: Memristor based high speed and low power consumption memory design using deep search method [J]. Journal of Ambient Intelligence and Humanized Computing, 2021, 12 : 4223 - 4235
- [9] Performance Analysis of Low Power and High Speed 16-Bit CRC Generator Using GDI Technique [J]. 2016 3RD INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION SYSTEMS (ICACCS), 2016,
- [10] Implementation of Low-Power and High-Performance Asynchronous Dual-Rail Join Using Domino Logic Gates in 16-nm Technology [J]. 2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 142 - 147