A novel efficient full adder–subtractor in QCA nanotechnology

被引:1
|
作者
Saeid Zoka
Mohammad Gholami
机构
[1] University College of Rouzbahan,Department of Electrical and Computer Engineering
[2] University of Mazandaran,Faculty of Engineering and Technology
来源
关键词
Full adder-subtractor; Quantum-dot cellular automata; Delay; Energy dissipation;
D O I
暂无
中图分类号
学科分类号
摘要
Quantum-dot cellular automata (QCA) is a new nanotechnology which facilitates computation paradigms with extremely low energy dissipation. In this paper, a novel efficient full adder–subtractor in QCA nanotechnology is proposed. First, one bit full adder with minimum delay cell is designed. Then the proposed full adder is used to design an efficient full adder–subtractor with minimum number of cells. The proposed circuit does not need any rotated cells and only uses one layer. Therefore, manufacturability of the design significantly improves. In addition, our design achieves 44 cell in full adder and only 83 cell in full adder–subtractor. The proposed full adder–subtractor only occupies 0.09 µm2 area.
引用
收藏
页码:51 / 54
页数:3
相关论文
共 50 条
  • [41] Realization of a Novel Fault Tolerant Reversible Full Adder Circuit in Nanotechnology
    Islam, Saiful
    Rahman, Muhammad Mahbubur
    Begum, Zerina
    Hafiz, Mohd Zulfiquar
    INTERNATIONAL ARAB JOURNAL OF INFORMATION TECHNOLOGY, 2010, 7 (03) : 317 - 323
  • [42] Optimized parity preserving quantum reversible full adder/subtractor
    Haghparast, Majid
    Bolhassani, Ali
    INTERNATIONAL JOURNAL OF QUANTUM INFORMATION, 2016, 14 (03)
  • [43] LOGIC DESIGN EXAMPLE - FULL ADDER-SUBTRACTOR - REPLY
    KEIR, RA
    IEEE TRANSACTIONS ON EDUCATION, 1976, 19 (02) : 79 - 80
  • [44] An Architecture of 2-Dimensional 4-Dot 2-Electron QCA Full Adder and Subtractor with Energy Dissipation Study
    Abdullah-Al-Shafi, Md
    Bahar, Ali Newaz
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2018, 2018 (2018)
  • [45] Design of Efficient Reversible Parallel Binary Adder/Subtractor
    Rangaraju, H. G.
    Venugopal, U.
    Muralidhara, K. N.
    Raja, K. B.
    COMPUTER NETWORKS AND INFORMATION TECHNOLOGIES, 2011, 142 : 83 - +
  • [46] Quaternary Quantum/Reversible Half-Adder, Full-Adder, Parallel Adder and Parallel Adder/Subtractor Circuits
    Asma Taheri Monfared
    Majid Haghparast
    Kamalika Datta
    International Journal of Theoretical Physics, 2019, 58 : 2184 - 2199
  • [47] Design of a novel reversible structure for full adder/subtractor in quantum-dot cellular automata
    Salimzadeh, Fereshteh
    Heikalabad, Saeed Rasouli
    PHYSICA B-CONDENSED MATTER, 2019, 556 : 163 - 169
  • [48] Full Adder Circuit Design with Novel Lower Complexity XOR Gate in QCA Technology
    Ali H. Majeed
    Mohd Shamian Bin Zainal
    Esam Alkaldy
    Danial Md Nor
    Transactions on Electrical and Electronic Materials, 2020, 21 : 198 - 207
  • [49] Shannon Logic Based Novel QCA Full Adder Design with Energy Dissipation Analysis
    Kandasamy, Nehru
    Ahmad, Firdous
    Telagam, Nagarjuna
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2018, 57 (12) : 3702 - 3715
  • [50] Full Adder Circuit Design with Novel Lower Complexity XOR Gate in QCA Technology
    Majeed, Ali H.
    Bin Zainal, Mohd Shamian
    Alkaldy, Esam
    Nor, Danial Md
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2020, 21 (02) : 198 - 207