A framework of memory consistency models

被引:1
|
作者
Weiwu Hu
Weisong Shi
Zhimin Tang
机构
[1] Chinese Academy of Sciences,Institute of Computing Technology
关键词
Framework; memory consistency models; synchronization model; correct program; correct implementation;
D O I
10.1007/BF02946600
中图分类号
学科分类号
摘要
Previous descriptions of memory consistency models in shared-memory multiprocessor systems are mainly expressed as constraints on the memory access event ordering and hence are hardware-centric. This paper presents a framework of memory consistency models which describes the memory consistency model on the behavior level. Based on the understanding that the behavior of an execution is determined by the execution order of conflicting accesses, a memory consistency model is defined as an interprocessor synchronization mechanism which orders the execution of operations from different processors. Synchronization order of an execution under certain consistency model is also defined. The synchronization order, together with the program order, determines the behavior of an execution.
引用
收藏
页码:110 / 124
页数:14
相关论文
共 50 条
  • [21] An evaluation of parallel algorithms on current memory consistency models
    Cong, Guojing
    PROCEEDINGS OF THE 18TH IASTED INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING AND SYSTEMS, 2006, : 388 - 393
  • [22] Impact of hardware models on shared memory consistency conditions
    James, Jerry
    Singh, Ambuj
    Lecture Notes in Computer Science, 1996, 1119
  • [23] Safety-first Approach to Memory Consistency Models
    Musuvathi, Madanlal
    ACM SIGPLAN NOTICES, 2013, 48 (11) : 1 - 2
  • [24] Safety-first Approach to Memory Consistency Models
    Musuvathi, Madanlal
    PROCEEDINGS OF THE ACM SIGPLAN INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT (ISMM '13), 2013, : 1 - 2
  • [25] A Logic-Driven Framework for Consistency of Neural Models
    Li, Tao
    Gupta, Vivek
    Mehta, Maitrey
    Srikumar, Vivek
    2019 CONFERENCE ON EMPIRICAL METHODS IN NATURAL LANGUAGE PROCESSING AND THE 9TH INTERNATIONAL JOINT CONFERENCE ON NATURAL LANGUAGE PROCESSING (EMNLP-IJCNLP 2019): PROCEEDINGS OF THE CONFERENCE, 2019, : 3924 - 3935
  • [26] Specification and verification of memory consistency models for shared-memory multiprocessor systems
    Takata, S
    Taguchi, K
    Joe, K
    Fukuda, A
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-IV, PROCEEDINGS, 1998, : 923 - 930
  • [27] An evaluation of memory consistency models for shared-memory systems with ILP processors
    Pai, VS
    Ranganathan, P
    Adve, SV
    Harton, T
    ACM SIGPLAN NOTICES, 1996, 31 (09) : 12 - 23
  • [28] Evaluation of memory consistency models for shared-memory systems with ILP processors
    Pai, V.S.
    Ranganathan, P.
    Adve, S.V.
    Harton, T.
    Computer architecture news, 1996, 24 (Special Issu) : 12 - 23
  • [29] PipeCheck: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models
    Lustig, Daniel
    Pellauer, Michael
    Martonosi, Margaret
    2014 47TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2014, : 635 - 646
  • [30] Formally verifying the distributed shared memory weak consistency models
    Chennareddy, Venkateswarlu
    Deka, Jatindra Kumar
    2006 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, VOLS 1 AND 2, 2007, : 443 - +