Copper metallizations for integrated circuits: tem analysis and electrical characterization

被引：0
|
作者：
P. Bruschi
C. Ciofi
V. Dattilo
A. Diligenti
A. Nannini
B. Neri
机构：
[1] University of Pisa,Dipartimento di Ingegneria dell’Informazione: Elettronica, Informatica, Telecomunicazioni
来源：
Journal of Electronic Materials | 1997年 / 26卷
关键词：
Copper; interconnections; noise; reliability;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Copper thin films have been deposited by means of three different techniques. Transmission electron microscopy analysis and electrical characterization revealed that the three types of film had different average grain size and resistivity. The two different contributions to the total resistivity, due to the scattering at the grain boundaries and at the intragranular defects, have been separated by using the Mayadas-Shatzkes theory. Microstructural analysis, electrical characterization, noise measurements, and lifetime tests have been performed in order to identify the deposition technique which leads to the most reliable interconnection lines.
引用
收藏
页码：L17 / L20
相关论文
共 50 条
  • [21] Simultaneous Characterization of Mechanical and Electrical Performances of Ultraflexible and Stretchable Organic Integrated Circuits
    Sekitani, Tsuyoshi
    Yokota, Tomoyuki
    Kuribara, Kazunori
    Someya, Takao
    2012 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2012, : 206 - 210
  • [22] ACTIVE ELECTRICAL NETWORKS AND INTEGRATED CIRCUITS
    PLAZANET, MJ
    INTER ELECTRONIQUE, 1969, 24 (09): : 62 - &
  • [23] Improved TEM-cell for EMC Tests of Integrated Circuits
    Demakov, Alexander V.
    Komnatnov, Maxim E.
    2017 INTERNATIONAL MULTI-CONFERENCE ON ENGINEERING, COMPUTER AND INFORMATION SCIENCES (SIBIRCON), 2017, : 399 - 402
  • [24] Unbalanced Currents in Integrated Circuits and Their Effect on TEM Cell Emissions
    Hu, Kuifeng
    Weng, Haixiao
    Beetner, Daryl G.
    Pommerenke, David
    Drewniak, James
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2011, 53 (03) : 600 - 610
  • [25] A selected area planar TEM (SAPTEM) sample preparation procedure for failure analysis of integrated circuits
    Subramanian, S
    Schani, P
    Widener, E
    Liston, P
    Moss, J
    Soorholtz, V
    ISTFA '98: PROCEEDINGS OF THE 24TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 1998, : 131 - 135
  • [26] CHARACTERIZATION OF INTEGRATED LOGIC CIRCUITS
    NARUD, JA
    MEYER, CS
    PROCEEDINGS OF THE IEEE, 1964, 52 (12) : 1551 - &
  • [27] Analysis of a test setup for the characterization of integrated circuits electromagnetic emissions
    Fiori, F
    Pignari, S
    2000 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, SYMPOSIUM RECORD, 2000, : 375 - 378
  • [28] Characterization and Modeling of Electrical Stresses on Digital Integrated Circuits Power Integrity and Conducted Emission
    Boyer, A.
    Ben Dhia, S.
    2013 9TH INTERNATIONAL WORKSHOP ON ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2013), 2013, : 190 - 195
  • [29] A compact low-cost test equipment for thermal and electrical characterization of integrated circuits
    Cabrini, Alessandro
    Gobbi, Laura
    Baderna, Davide
    Torelli, Guido
    MEASUREMENT, 2009, 42 (02) : 281 - 289
  • [30] ON-CHIP, PICOSECOND, ELECTRICAL-CHARACTERIZATION MEASUREMENTS FOR SI INTEGRATED-CIRCUITS
    HAMMOND, RB
    PAULTER, NG
    WAGNER, RS
    EISENSTADT, WR
    DUTTON, RW
    BOWMAN, DR
    PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1985, 533 : 136 - 138
12345