Copper metallizations for integrated circuits: tem analysis and electrical characterization

被引：0
|
作者：
P. Bruschi
C. Ciofi
V. Dattilo
A. Diligenti
A. Nannini
B. Neri
机构：
[1] University of Pisa,Dipartimento di Ingegneria dell’Informazione: Elettronica, Informatica, Telecomunicazioni
来源：
Journal of Electronic Materials | 1997年 / 26卷
关键词：
Copper; interconnections; noise; reliability;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Copper thin films have been deposited by means of three different techniques. Transmission electron microscopy analysis and electrical characterization revealed that the three types of film had different average grain size and resistivity. The two different contributions to the total resistivity, due to the scattering at the grain boundaries and at the intragranular defects, have been separated by using the Mayadas-Shatzkes theory. Microstructural analysis, electrical characterization, noise measurements, and lifetime tests have been performed in order to identify the deposition technique which leads to the most reliable interconnection lines.
引用
收藏
页码：L17 / L20
相关论文
共 50 条
  • [1] Copper metallizations for integrated circuits: TEM analysis and electrical characterization
    Bruschi, P
    Ciofi, C
    Dattilo, V
    Diligenti, A
    Nannini, A
    Neri, B
    JOURNAL OF ELECTRONIC MATERIALS, 1997, 26 (08) : L17 - L20
  • [2] Reliability considerations for copper metallizations in ULSI circuits
    Sullivan, TD
    STRESS INDUCED PHENOMENA IN METALLIZATION, 1999, 491 : 39 - 50
  • [3] Structural and electrical characterization of CoNiO monolayer as copper diffusion barrier in integrated circuits
    Sharma, S.
    Kumar, M.
    Rani, S.
    Kumar, D.
    Tripathi, C. C.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2016, 48 : 1 - 8
  • [4] Ultralow-noise PC-based measurement system for the characterization of the metallizations of integrated circuits
    Ciofi, C
    DeMarinis, M
    Neri, B
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1997, 46 (04) : 789 - 793
  • [5] Ultra low noise, PC-based measurement system for the characterization of the metallizations of integrated circuits.
    Ciofi, C
    DeMarinis, M
    Neri, B
    JOINT CONFERENCE - 1996: IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE & IMEKO TECHNICAL COMMITTEE 7, CONFERENCE PROCEEDINGS, VOLS I AND II: QUALITY MEASUREMENTS: THE INDISPENSABLE BRIDGE BETWEEN THEORY AND REALITY (NO MEASUREMENTS? NO SCIENCE!), 1996, : 319 - 324
  • [6] Electrical characterization of integrated circuits by scanning force microscopy
    Bohm, C.
    Roths, C.
    Muller, U.
    Beyer, A.
    Kubalek, E.
    Materials science & engineering. B, Solid-state materials for advanced technology, 1994, B24 (1-3): : 218 - 222
  • [7] SAMPLE PREPARATION METHOD FOR IN-SITU TEM ANALYSIS IN INTEGRATED CIRCUITS
    Ye, Guoyang
    Chen, Xianfeng
    Wu, Tong
    Li, Xiaoyu
    CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
  • [8] ELECTROMIGRATION-INDUCED FAILURE AND RELIABILITY OF METALLIZATIONS IN INTEGRATED-CIRCUITS
    ITSKOVICH, IF
    SORBELLO, RS
    JOURNAL OF APPLIED PHYSICS, 1993, 74 (02) : 983 - 987
  • [9] Electrical characterization and failure analysis using operando TEM
    Pivak, Yevheniy
    Perez-Garza, H. H.
    Zintler, Alexander
    Molina-Luna, Leopoldo
    ISTFA 2017: CONFERENCE PROCEEDINGS FROM THE 43RD INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2017, : 353 - 357
  • [10] ELECTRICAL CHARACTERIZATION OF INTEGRATED-CIRCUITS BY SCANNING FORCE MICROSCOPY
    BOHM, C
    ROTHS, C
    MULLER, U
    BEYER, A
    KUBALEK, E
    MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 1994, 24 (1-3): : 218 - 222
12345