A buffer overflow detection and defense method based on RISC-V instruction set extension

被引：0
|
作者：
Chang Liu
Yan-Jun Wu
Jing-Zheng Wu
Chen Zhao
机构：
[1] Chinese Academy of Sciences,Intelligent Software Research Center, Institute of Software
[2] University of Chinese Academy of Sciences,State Key Laboratory of Computer Science, Institute of Software
[3] Chinese Academy of Sciences,undefined
来源：
Cybersecurity | / 6卷
关键词：
RISC-V; Operating system security; Buffer overflow; Control flow hijacking; NX bit; Xibop;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] RV-CNN: Flexible and Efficient Instruction Set for CNNs Based on RISC-V Processors
    Lou, Wenqi
    Wang, Chao
    Gong, Lei
    Zhou, Xuehai
    ADVANCED PARALLEL PROCESSING TECHNOLOGIES (APPT 2019), 2019, 11719 : 3 - 14
  • [22] Implementation and Extension of Bit Manipulation Instruction on RISC-V Architecture using FPGA
    Jain, Vineet
    Sharma, Abhishek
    Bezerra, Eduardo Augusto
    2020 IEEE 9TH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2020), 2020, : 167 - 172
  • [23] Simulation and Formal: The Best of Both Domains for Instruction Set Verification of RISC-V Based Processors
    Duran, Ckristian
    Morales, Hanssel
    Rojas, Camilo
    Ruospo, Annachiara
    Sanchez, Ernesto
    Roa, Elkim
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [24] Design of a Convolutional Neural Network Instruction Set Based on RISC-V and Its Microarchitecture Implementation
    Jiao, Qiang
    Hu, Wei
    Wen, Yuan
    Dong, Yong
    Li, Zhenhao
    Gan, Yu
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2020, PT II, 2020, 12453 : 82 - 96
  • [25] A RISC-V Instruction Set Processor-Micro-architecture Design and Analysis
    Raveendran, Aneesh
    Patil, Vinayak Baramu
    Selvakumar, David
    Desalphine, Vivian
    2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
  • [26] RISC-V Extension for Lightweight Cryptography
    Tehrani, Etienne
    Graba, Tarik
    Merabet, Abdelmalek Si
    Danger, Jean-Luc
    2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), 2020, : 222 - 228
  • [27] A Fault Attack Resistant Method for RISC-V Based on Interrupt Handlers and Instruction Extensions
    Wei, Jiashuo
    Liu, Qiang
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [28] NLU-V: A Family of Instruction Set Extensions for Efficient Symmetric Cryptography on RISC-V
    Uzuner, Hakan
    Kavun, Elif Bilge
    CRYPTOGRAPHY, 2024, 8 (01)
  • [29] Count overflow and privilege mode filtering extension implementation on a RISC-V on-board processor
    Gallego, Andrea Fernandez
    Arribas, Miguel Jimenez
    del Rio, Ivan Ganino
    Hellin, Agustin Martinez
    Mateo, Manuel Prieto
    Polo, Oscar Rodriguez
    da Silva, Antonio
    Parra, Pablo
    Sanchez, Sebastian
    MICROPROCESSORS AND MICROSYSTEMS, 2024, 109
  • [30] Virtual Prototype driven Design, Implementation and Evaluation of RISC-V Instruction Set Extensions
    Funck, Milan
    Herdt, Vladimir
    Drechsler, Rolf
    2022 25TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2022, : 14 - 19
12345