A novel cascading scheme to improve the performance of voltage multiplier circuits

被引:0
|
作者
Shailesh Singh Chouhan
Kari Halonen
机构
[1] Aalto Univeristy,Department of Micro and Nano Sciences
关键词
CMOS implementation; RF energy harvesting; Voltage multiplier circuit; Power conversion efficiency; Differential drive rectifier; RF-to-DC converter; Rectifier;
D O I
暂无
中图分类号
学科分类号
摘要
The voltage multiplier (VM) circuit is a cascade arrangement designed from a series of rectifiers to obtain high DC output voltage. In this classical approach, the DC voltage which is getting generated in the present stage contributes to the next stage. This phenomenon is recurring at every stage resulting into higher DC output voltage than previous. The proposed signaling scheme enables the use of the rectified DC voltage/stage in a classical way along with the involvement of instantaneous input RF voltage. As a result, higher output DC voltage and improved power conversion efficiency (PCE) will be achieved as compared to a conventional VM circuit signaling scheme. The conventional VM circuit used in this work was designed by stacked series arrangement of three standard differential drive rectifiers. Similarly, the proposed VM circuit was formed by implementing proposed signaling scheme into the conventional VM circuit. These architectures were implemented in a standard 0.18 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu$$\end{document}m CMOS technology The measurements were done by using input RF signal frequency of 433 MHz for resistive load values of 30, 100 KΩ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\Omega$$\end{document}, and 1 MΩ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\Omega$$\end{document} respectively. The measured results show that the proposed VM scheme has 22–32 % better power conversion efficiency than the conventional VM scheme.
引用
收藏
页码:373 / 381
页数:8
相关论文
共 50 条
  • [41] A novel modification scheme for the state variable filter to improve its high frequency performance
    BaezLopez, D
    FloresVerdad, GE
    1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 150 - 152
  • [42] A novel DC-DC switched capacitor based voltage multiplier
    Shivam Kalla
    Vivek Tyagi
    Vikas Rana
    Analog Integrated Circuits and Signal Processing, 2022, 112 : 19 - 28
  • [43] Novel quasi-Z-source inverter with voltage multiplier cell
    Li K.
    Hao Y.
    Li H.
    Wei Z.
    Liu Y.
    Ding X.
    Taiyangneng Xuebao/Acta Energiae Solaris Sinica, 2022, 43 (02): : 182 - 188
  • [44] A novel DC-DC switched capacitor based voltage multiplier
    Kalla, Shivam
    Tyagi, Vivek
    Rana, Vikas
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 112 (01) : 19 - 28
  • [45] A novel parity bit scheme for SBox in AES circuits
    Di Natale, G.
    Flottes, M. L.
    Rouzeyre, B.
    PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 267 - +
  • [46] Novel communication scheme based on chaotic Rossler circuits
    Garcia-Lopez, J. H.
    Jaimes-Reategui, R.
    Pisarchik, A. N.
    Murguia-Hernandez, A.
    Medina-Gutierrez, C.
    Valdivia-Hernadez, R.
    Villafana-Rauda, E.
    INTERNATIONAL CONFERENCE ON CONTROL AND SYNCHRONIZATION OF DYNAMICAL SYSTEMS (CSDS-2005), 2005, 23 : 276 - 284
  • [47] A Novel Voltage Controlled Crystal Oscillator (VCXO) Circuits
    Rohde, Ulrich L.
    Poddar, Ajay K.
    2009 IEEE 10TH ANNUAL WIRELESS AND MICROWAVE TECHNOLOGY CONFERENCE, 2009, : 175 - 180
  • [48] Process and temperature performance of a CMOS beta-multiplier voltage reference
    Liu, S
    Baker, RJ
    1998 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, 1999, : 33 - 36
  • [49] A Novel Load Shedding Scheme for Voltage Stability
    Damodhar, Sunil S.
    Krishna, S.
    INTERNATIONAL JOURNAL OF EMERGING ELECTRIC POWER SYSTEMS, 2016, 17 (06): : 649 - 661
  • [50] A Novel Design of High-Performance Hybrid Multiplier
    Bhandari, Jugal Kishore
    Verma, Yogesh Kumar
    Singh, Laxman
    Gupta, Santosh Kumar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (15)