A novel QIM data hiding scheme and its hardware implementation using FPGA for quality access control of digital image

被引:0
|
作者
Amit Phadikar
Himadri Mandal
Tien-Lung Chiu
机构
[1] MCKV Institute of Engineering,Department of Information Technology
[2] Yuan Ze University,Department of Photonics Engineering
来源
关键词
Access control; QIM; Data hiding; VLSI design; FPGA; Pipeline architecture;
D O I
暂无
中图分类号
学科分类号
摘要
This paper proposes a data-hiding scheme for quality access control of digital images using quantization index modulation (QIM) and its hardware implementation. To achieve the goal, an encoded binary message is embedded over N-mutually orthogonal signal points using the QIM technique but without complete self-noise suppression. It is well known that due to the insertion of external information, there will be degradation in the visual quality of the host image. This feature may be used in access control through the reversible process. At the decoder side, watermark bits are extracted using minimum distance decoding. Self-noise is then suppressed by the authorized user to provide a better quality of the image. Moreover, for real-time implementation, field-programmable-gate-array (FPGA) based hardware architecture is also proposed. The scheme is tested over a large number of benchmark images, and the experimental results are compared with the related scheme and found to be superior. It is also seen that (a) in real-time processing, the scheme saves 87.86% power than the related implementation found in the literature, (b) a very high throughput of 119.54 Megabyte/s and 119.048 Mbps are achieved for encoder and pipelined decoder at the maximum operating frequency of 120.013 MHz and 120.01 MHz, respectively for the processing of (512 × 512) sized images.
引用
收藏
页码:12507 / 12532
页数:25
相关论文
共 34 条
  • [31] Dynamical Analysis and FPGA Implementation of a Novel Hyperchaotic System and Its Synchronization Using Adaptive Sliding Mode Control and Genetically Optimized PID Control
    Rajagopal, Karthikeyan
    Guessas, Laarem
    Vaidyanathan, Sundarapandian
    Karthikeyan, Anitha
    Srinivasan, Ashokkumar
    MATHEMATICAL PROBLEMS IN ENGINEERING, 2017, 2017
  • [32] A NOVEL ADAPTIVE CONTROL VIA SIMPLE RULE(S) USING CHAOTIC DYNAMICS IN A RECURRENT NEURAL NETWORK MODEL AND ITS HARDWARE IMPLEMENTATION
    Yoshinaka, Ryosuke
    Kawashima, Masato
    Takamura, Yuta
    Yamaguchi, Hitoshi
    Miyahara, Naoya
    Nabeta, Kei-ichiro
    Li, Yongtao
    Nara, Shigetoshi
    ICFC 2010/ ICNC 2010: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON FUZZY COMPUTATION AND INTERNATIONAL CONFERENCE ON NEURAL COMPUTATION, 2010, : 145 - 155
  • [33] A Novel 3D Chaotic System With Line Equilibrium: Multistability, Integral Sliding Mode Control, Electronic Circuit, FPGA Implementation and Its Image Encryption
    Sambas, Aceng
    Vaidyanathan, Sundarapandian
    Zhang, Xuncai
    Koyuncu, Ismail
    Bonny, Talal
    Tuna, Murat
    Alcin, Murat
    Zhang, Sen
    Sulaiman, Ibrahim Mohammed
    Awwal, Aliyu Muhammed
    Kumam, Poom
    IEEE ACCESS, 2022, 10 : 68057 - 68074
  • [34] FPGA Realization of a Reversible Data Hiding Scheme for 5G MIMO-OFDM System by Chaotic Key Generation-Based Paillier Cryptography Along with LDPC and Its Side Channel Estimation Using Machine Learning Technique
    Shajin, Francis H.
    Rajesh, P.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (05)