An efficient parallel architecture for ray-tracing

被引:0
|
作者
Alexandre S. Nery
Nadia Nedjah
Felipe M. G. França
机构
[1] COPPE Universidade Federal do Rio de Janeiro,LAM – Computer Architecture and Microeletronics Laboratory, Systems Engineering and Computer Science Program
[2] Universidade do Estado do Rio de Janeiro,Department of Electronics Engineering and Telecommunications, Faculty of Engineering
关键词
Parallel architecture; ray tracing; FPGA; Computer graphics;
D O I
暂无
中图分类号
学科分类号
摘要
Real time rendering of three-dimensional scenes in high photorealistic details is a hard task, such as in the ray tracing rendering algorithm. In general, the performance achieved by a sequential software-based implementation of ray tracing is far from satisfactory. However, parallel implementations of ray tracing have been enabling reasonable real time performance, as the algorithm is embarrassingly parallel. Thus, a custom parallel design in hardware is likely to achieve an even higher performance. In this paper, we propose a hardware parallel architecture capable of dealing with the main desirable features of ray tracing, such as shadows and reflection effects, imposing low area cost and a promising rendering performance. Such architecture, called GridRT, is based on the Uniform Grid acceleration structure and is intended to deliver massive parallelism through parallel ray-triangle intersection tests as well as parallel processing of many rays. A hardware implementation of the proposed architecture is presented, together with some performance results and resources requirements. The rendering is reduced by 80% using a grid configuration of eight processing elements.
引用
收藏
页码:189 / 202
页数:13
相关论文
共 50 条
  • [1] An efficient parallel architecture for ray-tracing
    Nery, Alexandre S.
    Nedjah, Nadia
    Franca, Felipe M. G.
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 70 (02) : 189 - 202
  • [2] A Parallel Architecture for Ray-Tracing
    Nery, Alexandre S.
    Nedjah, Nadia
    Franca, Felipe M. G.
    [J]. 2010 FIRST IEEE LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2010, : 77 - 80
  • [3] A massively parallel hardware architecture for ray-tracing
    Nery, A.S.
    Nedjah, N.
    França, F.M.G.
    [J]. International Journal of High Performance Systems Architecture, 2009, 2 (01) : 26 - 34
  • [4] A Parallel Architecture for Ray-Tracing with an Embedded Intersection Algorithm
    Nery, Alexandre S.
    Nedjah, Nadia
    Franca, Felipe M. G.
    Jozwiak, Lech
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1491 - 1494
  • [5] Parallel progressive ray-tracing
    Notkin, I
    Gotsman, C
    [J]. COMPUTER GRAPHICS FORUM, 1997, 16 (01) : 43 - 55
  • [6] GridRT: A Massively Parallel Architecture for Ray-Tracing using Uniform Grids
    Nery, Alexandre S.
    Nedjah, Nadia
    Franca, Felipe M. G.
    [J]. PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 211 - +
  • [7] Parallel ray-tracing with a transactional DSM
    Frenz, S
    Schoettner, M
    Goeckelmann, R
    Schulthess, P
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID - CCGRID 2004, 2004, : 475 - 481
  • [8] EFFICIENT PARALLEL SPATIAL SUBDIVISION ALGORITHM FOR OBJECT-BASED PARALLEL RAY-TRACING
    AYKANAT, C
    ISLER, V
    OZGUC, B
    [J]. COMPUTER-AIDED DESIGN, 1994, 26 (12) : 883 - 890
  • [9] EFFICIENT SHADOW COMPUTATIONS IN RAY-TRACING
    WOO, A
    [J]. IEEE COMPUTER GRAPHICS AND APPLICATIONS, 1993, 13 (05) : 78 - 83
  • [10] Parallel implementation of an interactive ray-tracing algorithm
    Sousa, AA
    Ferreira, FN
    [J]. COMPUTING SYSTEMS IN ENGINEERING, 1995, 6 (4-5): : 409 - 414