共 50 条
- [3] Software/Hardware Co-Design Optimization for Sparse Convolutional Neural Networks [J]. 2021 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2021, : 2069 - 2074
- [4] From Model to FPGA: Software-Hardware Co-Design for Efficient Neural Network Acceleration [J]. 2016 IEEE HOT CHIPS 28 SYMPOSIUM (HCS), 2016,
- [6] ASBNN: Acceleration of Bayesian Convolutional Neural Networks by Algorithm-hardware Co-design [J]. 2021 IEEE 32ND INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2021), 2021, : 226 - 233
- [8] Software-Hardware Co-design for Video Coding Acceleration [J]. 2012 44TH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY (SSST), 2012, : 57 - 60
- [9] HARDWARE/SOFTWARE CO-DESIGN USING ARTIFICIAL NEURAL NETWORK AND EVOLUTIONARY COMPUTING [J]. 2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2009, : 153 - 157