Low-voltage and low-power Ku-band CMOS LNA using capacitive feedback

被引:0
|
作者
Farhad Soleimani
Hossein Shamsi
机构
[1] K. N. Toosi University of Technology,Microelectronic Circuits Laboratory, Faculty of Electrical Engineering
关键词
Low power; Low voltage; Circuit layout; Low noise amplifier;
D O I
暂无
中图分类号
学科分类号
摘要
An ultra-wideband (12–18 GHz) low-noise amplifier (LNA) using a 65 nm CMOS technology is proposed, in which a common-source cascode structure with capacitive feedback technique is employed, leading to the excellent gain flatness. In order to provide the unconditional stability at all frequencies, a notch filter is placed in the input matching network. The post-layout simulation results confirm the S21 of 11.33 ± 0.33 dB, the input/output return loss of −7.5 to −32.7 dB and −10 to −17 dB, respectively. Moreover, reverse isolation (S12) better than 27 dB, noise figure (NF) of 4.6–5.47 dB and third-order input intercept point (IIP3) of −5.39 to −12.32 dB are obtained over the 12–18 GHz band of interest. The LNA power consumption, excluding the output buffer stage, is only 2.2 mW from a 0.8 V power supply. The LNA layout area is 0.255 mm2.
引用
收藏
页码:435 / 447
页数:12
相关论文
共 50 条
  • [41] Low-voltage low-power CMOS-RF transceiver design
    Steyaert, MSJ
    De Muer, B
    Leroux, P
    Borremans, M
    Mertens, K
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2002, 50 (01) : 281 - 287
  • [42] A Low-Power Low-Voltage CMOS Thyristor Based Delay Element
    Manjunath, P., V
    Baghyalakshmi, H. R.
    Venkatesha, M. K.
    [J]. 2009 SECOND INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2009), 2009, : 716 - +
  • [43] A low-voltage low-power CMOS sample-and-hold circuit
    Zheng, XY
    Guo, SB
    Wang, J
    Qiu, YL
    [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 552 - 555
  • [44] A low-voltage low-power CMOS phase-locked loop
    Chang, RC
    Kuo, LC
    Chen, HM
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2005, 14 (05) : 997 - 1006
  • [45] A Low-Power Low-Voltage CMOS Resistance-to-Period Converter
    Alvarez-Simon, L. E.
    Sanz-Pascual, M. T.
    [J]. 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 610 - 613
  • [46] Low-voltage, low-power and high gain CMOS OTA using active positive feedback with feedforward and FDCM techniques
    Bouzerara, L
    Belaroussi, MT
    Amirouche, B
    [J]. 2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 573 - 576
  • [47] A new very low-voltage, low-power CMOS RF mixer
    ElDeib, Ahmed
    AbdelRassoul, Roshdy A.
    [J]. PROCEEDINGS OF THE 25TH NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2008, 2008,
  • [48] Low-voltage low-power CMOS integrated architectures for sensor interfaces
    Ferri, G
    Guerrini, NC
    [J]. ELECTRONICS WORLD, 2002, 108 (1799): : 12 - 20
  • [49] Low-voltage low-power CMOS integrated architectures for sensor interfaces
    Ferri, Giuseppe
    Guerrini, Nicola C.
    [J]. Electronics World, 2002, 108 (1799): : 12 - 20
  • [50] On the design of combined LNA-VCO-mixer for low-power and low-voltage CMOS receiver front-ends
    Shirazi, Amir Hossein Masnadi
    Rashtian, Hooman
    Molavi, Reza
    Taris, Thierry
    Lavasani, Hossein Miri
    Mirabbasi, Shahriar
    [J]. MICROELECTRONICS JOURNAL, 2016, 57 : 34 - 47