Implementation of a primal–dual method for SDP on a shared memory parallel architecture

被引:0
|
作者
Brian Borchers
Joseph G. Young
机构
[1] New Mexico Tech,Department of Mathematics
[2] Rice University,Computational and Applied Mathematics
关键词
Semidefinite programming; Interior point methods; Parallel computing;
D O I
暂无
中图分类号
学科分类号
摘要
Primal–dual interior point methods and the HKM method in particular have been implemented in a number of software packages for semidefinite programming. These methods have performed well in practice on small to medium sized SDPs. However, primal–dual codes have had some trouble in solving larger problems because of the storage requirements and required computational effort. In this paper we describe a parallel implementation of the primal–dual method on a shared memory system. Computational results are presented, including the solution of some large scale problems with over 50,000 constraints.
引用
收藏
页码:355 / 369
页数:14
相关论文
共 50 条
  • [11] A SHARED MEMORY ARCHITECTURE FOR PARALLEL CYCLIC REFERENCE COUNTING
    LINS, RD
    MICROPROCESSING AND MICROPROGRAMMING, 1991, 32 (1-5): : 53 - 58
  • [12] A scalable memory-efficient architecture for parallel shared memory switches
    Matthews, Brad
    Elhanany, Itamar
    2007 WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2007, : 74 - +
  • [13] A parallel primal-dual splitting method for image restoration
    He, Chuan
    Hu, Changhua
    Li, Xuelong
    Zhang, Wei
    INFORMATION SCIENCES, 2016, 358 : 73 - 91
  • [14] Bridging Repairability Gaps in Shared Bus Architecture with Shared Physical Memory Implementation
    Karkare, Nikhil
    Pradeep, Wilson
    2023 IEEE INTERNATIONAL TEST CONFERENCE INDIA, ITC INDIA, 2023,
  • [15] Accelerated packet placement architecture for parallel shared memory routers
    Matthews, Brad
    Elhanany, Itamar
    Tabatabaee, Vahid
    NETWORKING 2007: AD HOC AND SENSOR NETWORKS, WIRELESS NETWORKS, NEXT GENERATION INTERNET, PROCEEDINGS, 2007, 4479 : 797 - +
  • [16] Parallel FDTD calculation efficiency on computers with shared memory architecture
    Ciamulski, Tomasz
    Hjelm, Mats
    Sypniewski, Maciej
    2007 WORKSHOP ON COMPUTATIONAL ELECTROMAGNETICS IN TIME-DOMAIN, 2007, : 33 - +
  • [17] A new approach to parallel RTL simulation on shared memory architecture
    Elchouemi, Amr
    Aly, Alaaeldin A.
    Abu-Shama, Emad
    WMSCI 2005: 9TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL 3, 2005, : 303 - 307
  • [18] A MULTIPROCESSOR SHARED MEMORY ARCHITECTURE FOR PARALLEL CYCLIC REFERENCE COUNTING
    LINS, RD
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 563 - 568
  • [19] Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers
    Fan, Shengtao
    Ding, Hui
    Kariyawasam, Anuradha
    Gole, Aniruddha M.
    IEEE TRANSACTIONS ON POWER DELIVERY, 2018, 33 (01) : 239 - 247
  • [20] A Parallel Shared-Memory Architecture for OWL Ontology Classification
    Quan, Zixi
    Haarslev, Volker
    2017 46TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPPW), 2017, : 200 - 209