FPGA-based accelerator for object detection: a comprehensive survey

被引:0
|
作者
Kai Zeng
Qian Ma
Jia Wen Wu
Zhe Chen
Tao Shen
Chenggang Yan
机构
[1] Kunming University of Science and Technology,Faculty of Information Engineering and Automation
[2] Kunming University of Science and Technology,Yunnan Key Laboratory of Computer Technologies Application
[3] Automation School of Hangzhou Dianzi University,undefined
来源
关键词
Object detection; FPGAs; Hardware accelerators; Deep learning;
D O I
暂无
中图分类号
学科分类号
摘要
Object detection is one of the most challenging tasks in computer vision. With the advances in semiconductor devices and chip technology, hardware accelerators have been widely used. Field-programmable gate arrays (FPGAs) are a highly flexible hardware platform that allows customized reconfiguration of the integrated circuit, which has the potential to improve the efficiency of object detection accelerators. However, few reviews summarize FPGA-based object detection accelerators. Also, there is no general principle for realizing object detection according to FPGA characteristics. In this paper, the current hardware accelerators are introduced and compared. Then, the typical deep learning-based object detectors are summarized. Next, the questions of “Why choose FPGA,” “The design goals of FPGA accelerators” and “The design methods for FPGA accelerators” are discussed in detail. Finally, the challenges of object detection algorithms, hardware, and co-design are presented. In addition, an online platform (https://github.com/vivian13maker/) is constructed to provide specific information on all advanced works.
引用
收藏
页码:14096 / 14136
页数:40
相关论文
共 50 条
  • [21] FPGA-Based Programmable Accelerator for Hybrid Processing
    Stefan, Gheorghe M.
    Bira, Calin
    Hobincu, Radu
    Malita, Mihaela
    ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY, 2016, 19 (1-2): : 148 - 165
  • [22] An FPGA-Based Accelerator for Frequent Itemset Mining
    Zhang, Yan
    Zhang, Fan
    Jin, Zheming
    Bakos, Jason D.
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2013, 6 (01)
  • [23] Packet Filtering for FPGA-Based Routing Accelerator
    Antos, David
    Rehak, Vojtech
    Holub, Petr
    CESNET CONFERENCE 2006: FIRST CESNET CONFERENCE ON ADVANCED COMMUNICATIONS AND GRIDS, 2006, : 161 - 173
  • [24] FPGA-Based Hardware Accelerator for Matrix Inversion
    Kokkiligadda V.S.K.
    Naikoti V.
    Patkotwar G.S.
    Sabat S.L.
    Peesapati R.
    SN Computer Science, 4 (2)
  • [25] An Efficient FPGA-Based Accelerator Design for Convolution
    Song, Peng-Fei
    Pan, Jeng-Shyang
    Yang, Chun-Sheng
    Lee, Chiou-Yng
    2017 IEEE 8TH INTERNATIONAL CONFERENCE ON AWARENESS SCIENCE AND TECHNOLOGY (ICAST), 2017, : 494 - 500
  • [26] An FPGA-based In-line Accelerator for Memcached
    Lavasani, Maysam
    Angepat, Hari
    Chiou, Derek
    IEEE COMPUTER ARCHITECTURE LETTERS, 2014, 13 (02) : 57 - 60
  • [27] An Efficient FPGA-based Accelerator for Deep Forest
    Zhu, Mingyu
    Luo, Jiapeng
    Mao, Wendong
    Wang, Zhongfeng
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 3334 - 3338
  • [28] An FPGA-based Integrated MapReduce Accelerator Platform
    Christoforos Kachris
    Dionysios Diamantopoulos
    Georgios Ch. Sirakoulis
    Dimitrios Soudris
    Journal of Signal Processing Systems, 2017, 87 : 357 - 369
  • [29] FPGA-based video system for real time moving object detection
    Lopez-Bravo, A.
    Diaz-Carmona, J.
    Ramirez-Agundis, A.
    Padilla-Medina, A.
    Prado-Olivarez, J.
    2013 23RD INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND COMPUTING (CONIELECOMP), 2013, : 92 - 97
  • [30] FPGA-based object detection processor with HOG feature and SVM classifier
    An, Fengwei
    Xu, Peng
    Xiao, Zhihua
    Wang, Chao
    32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 187 - 190