SpExSim: assessing kernel suitability for C-based high-level hardware synthesis

被引：0
|
作者：
Julian Oppermann
Lukas Sommer
Andreas Koch
机构：
[1] Technische Universität Darmstadt,Embedded Systems and Applications Group
来源：
The Journal of Supercomputing | 2019年 / 75卷
关键词：
Reconfigurable computing; FPGA; Hardware acceleration; High-level synthesis; Estimation; Legacy code;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
We present SpExSim, a software tool for quickly surveying legacy code bases for kernels that could be accelerated by FPGA-based compute units. We specifically aim for low development effort by considering the use of C-based high-level hardware synthesis, instead of complex manual hardware designs. SpExSim not only exploits the spatially distributed model of computation commonly used on FPGAs, but can also model the effect of two different microarchitectures commonly used in C-to-hardware compilers, including pipelined architectures with modulo scheduling. The estimations have been validated against actual hardware generated by two current HLS tools.
引用
收藏
页码：4062 / 4077
页数：15
相关论文
共 50 条
  • [1] SpExSim: assessing kernel suitability for C-based high-level hardware synthesis
    Oppermann, Julian
    Sommer, Lukas
    Koch, Andreas
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (08): : 4062 - 4077
  • [2] Detecting Kernels Suitable for C-based High-Level Hardware Synthesis
    Oppermann, Julian
    Koch, Andreas
    2016 INT IEEE CONFERENCES ON UBIQUITOUS INTELLIGENCE & COMPUTING, ADVANCED & TRUSTED COMPUTING, SCALABLE COMPUTING AND COMMUNICATIONS, CLOUD AND BIG DATA COMPUTING, INTERNET OF PEOPLE, AND SMART WORLD CONGRESS (UIC/ATC/SCALCOM/CBDCOM/IOP/SMARTWORLD), 2016, : 1157 - 1164
  • [3] Loop Coarsening in C-based High-Level Synthesis
    Schmid, Moritz
    Reiche, Oliver
    Hannig, Frank
    Teich, Juergen
    PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 166 - 173
  • [4] An interactive design environment for c-based high-level synthesis
    Shin, Dongwan
    Gerstlauer, Andreas
    Dömer, Rainer
    Gajski, Daniel D.
    IFIP Advances in Information and Communication Technology, 2007, 231 : 135 - 144
  • [5] An interactive design environment for C-based high-level synthesis
    Shin, Dongwan
    Gerstlauer, Andreas
    Domer, Rainer
    Gajski, Daniel D.
    EMBEDDED SYSTEM DESIGN: TOPICS, TECHNIQUES AND TRENDS, 2007, 231 : 135 - +
  • [6] C-based High-level Synthesis system, "Cyber" - Design experience
    Wakabayashi, K
    NEC RESEARCH & DEVELOPMENT, 2000, 41 (03): : 264 - 268
  • [7] Enriching C-Based High-Level Synthesis with Parallel Pattern Templates
    Josipovic, Lana
    George, Nithin
    Lenne, Paolo
    2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2016, : 177 - 180
  • [8] CHStone: A benchmark program suite for practical C-based high-level synthesis
    Hara, Yuko
    Tomiyama, Hiroyuki
    Honda, Shinya
    Takada, Hiroaki
    Ishii, Katsuya
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1192 - +
  • [9] An interactive design environment for c-based high-level synthesis of RTL processors
    Shin, Dongwan
    Gerstlauer, Andreas
    Domer, Rainer
    Gajski, Daniel D.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (04) : 466 - 475
  • [10] A Case Study: Quantitative Evaluation of C-Based High-Level Synthesis Systems
    Hammami, Omar
    Wang, Zhoukun
    Fresse, Virginie
    Houzet, Dominique
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2008, (01)
12345