New CMOS Class AB Transmitter for 10 Gb/s Serial Links

被引:0
|
作者
Jean Jiang
Fei Yuan
机构
[1] Ryerson University,Department of Electrical and Computer Engineering
[2] Intel Corp.,undefined
关键词
Gb/s serial link transmitters; class AB circuits; CMOS circuits;
D O I
暂无
中图分类号
学科分类号
摘要
This paper presents a new fully differential CMOS class AB transmitter for 10 Gb/s serial links. The transmitter consists of a fully differential multiplexer, a rail-to-rail configured pre-amplification stage, and a push-pull output stage. The multiplexer achieves a high multiplexing speed by using modified pseudo-NMOS logic where pull-up networks are replaced with self-biased active inductors. The rail-to-rail configured pre-amplification stage with active inductors amplifies the signals from the multiplexer. The fully differential output current is generated by a class AB output stage operated in a push-pull mode. High data rates of the transmitter are obtained by ensuring that the transistors in both the pre-amplification and output stages are always in saturation and the voltage swing of all critical nodes is small. The fully differential configuration of the transmitter effectively suppresses common-mode disturbances, particularly those coupled from the power and ground rails, the electro-magnetic interference exerted from channels to neighboring devices is also minimized. The transmitter minimizes switching noise by drawing a constant current from the supply voltage.
引用
收藏
页码:103 / 112
页数:9
相关论文
共 50 条
  • [31] A 0.18 μ m CMOS 10-Gb/S multichannel transmitter with duty-cycle correction
    Ye, JH
    Gan, G
    Lin, HA
    Chen, YH
    Chen, XF
    Hong, ZL
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 534 - 536
  • [32] A 10Gb/s Source-Synchronous Transmitter in 65nm CMOS Technology
    Wu, Linghan
    Yuan, Shuai
    Zheng, Xuqiang
    Wang, Ziqiang
    Zhang, Chun
    Wang, Zhihua
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [33] A CMOS 3.2 Gb/s serial link transceiver, using a new PWAM scheme
    Ghaderi, Noushin
    Hadidi, Khayrollah
    Khoei, Abdollah
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 71 (03) : 421 - 432
  • [34] A CMOS 3.2 Gb/s serial link transceiver, using a new PWAM scheme
    Noushin Ghaderi
    Khayrollah Hadidi
    Abdollah Khoei
    [J]. Analog Integrated Circuits and Signal Processing, 2012, 71 : 421 - 432
  • [35] A 5 Gb/s CMOS adaptive equalizer for serial link
    Hongbing Wu
    Jingyu Wang
    Hongxia Liu
    [J]. Journal of Semiconductors, 2018, (04) : 70 - 75
  • [36] A 5 Gb/s CMOS adaptive equalizer for serial link
    Wu, Hongbing
    Wang, Jingyu
    Liu, Hongxia
    [J]. JOURNAL OF SEMICONDUCTORS, 2018, 39 (04)
  • [37] A 5 Gb/s CMOS adaptive equalizer for serial link
    Hongbing Wu
    Jingyu Wang
    Hongxia Liu
    [J]. Journal of Semiconductors, 2018, 39 (04) : 70 - 75
  • [38] A 105Gb/s 300GHz CMOS Transmitter
    Takano, Kyoya
    Amakawa, Shuhei
    Katayama, Kosuke
    Hara, Shinsuke
    Dong, Ruibing
    Kasamatsu, Akifumi
    Hosako, Iwao
    Mizuno, Koichi
    Takahashi, Kazuaki
    Yoshida, Takeshi
    Fujishima, Minoru
    [J]. 2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 308 - 308
  • [39] New 2-D Eye-Opening Monitor for Gb/s Serial Links
    AL-Taee, Alaa R.
    Yuan, Fei
    Ye, Andy Gean
    Sadr, Saman
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (06) : 1209 - 1218
  • [40] 10+Gb/s 90nm CMOS serial link demo in CBGA package
    Rylov, S
    Reynolds, S
    Storaska, D
    Floyd, B
    Kapur, M
    Zwick, T
    Gowda, S
    Sorna, M
    [J]. PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 27 - 30