Memristor–CMOS hybrid ultra-low-power high-speed multivibrators

被引:0
|
作者
Abhay S. Vidhyadharan
Sanjay Vidhyadharan
机构
[1] SRM Institute of Science and Technology,Department of ECE
[2] Birla Institute of Technology and Science Pilani,Department of Electrical and Electronics Engineering
关键词
Memristor; MCM technology; Multivibrators; Threshold adaptive memristor SPICE model;
D O I
暂无
中图分类号
学科分类号
摘要
Memristor–CMOS (MCM) technology enables fabrication of thin film memristors over the conventional CMOS devices and has the potential to significantly reduce the silicon-area and propagation delays in VLSI chips. The memristor not only has an extremely very useful characteristic of non-volatile memory, but also has the advantage of significantly lesser ON resistance Ron\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$R_{on}$$\end{document} and lesser undesired parasitic capacitance as compared to MOSFETs. Innovative MCM hybrid re-configurable circuits can outperform conventional CMOS-only design and hence are being considered as an important device for future digital VLSI applications. This paper presents applications of TiO2-x\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$${\mathrm{TiO}}_{2-x}$$\end{document}–TiO2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$${\mathrm{TiO}}_{2}$$\end{document} memristor for digital multivibrator circuits at 45 nm CMOS technology node. The threshold adaptive memristor SPICE model has been used for design and performance-benchmarking of the proposed MCM multivibrators in circuit simulator (cadence®) at 45 nm technology node. The proposed new MCM mono-stable vibrator has a delay of merely 16 ps (98% lower delay than similar CMOS design) and requires a 45% lesser silicon area. Similarly, the proposed new MCM bi-stable vibrator has a delay of merely 5 ps (87% lower delay than similar CMOS design) and requires a 25% lesser silicon area. Moreover, the proposed MCM mono-stable and bi-stable multivibrators consume merely 0.1 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu$$\end{document}W and 0.5 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu$$\end{document}W of power, respectively, as compared to the 0.47 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu$$\end{document}W and 0.98 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu$$\end{document}W power required by corresponding CMOS-only multi-vibrators. The overall decrease in power delay product is 99% and 94%, respectively, in the proposed MCM mono-stable and bi-stable multivibrators as compared to the corresponding conventional CMOS-only multivibrators.
引用
收藏
页码:47 / 53
页数:6
相关论文
共 50 条
  • [1] Memristor-CMOS hybrid ultra-low-power high-speed multivibrators
    Vidhyadharan, Abhay S.
    Vidhyadharan, Sanjay
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 110 (01) : 47 - 53
  • [2] Ultra-low-power CMOS technologies
    Schrom, G
    Selberherr, S
    [J]. CAS '96 PROCEEDINGS - 1996 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 19TH EDITION, VOLS 1 AND 2, 1996, : 237 - 246
  • [3] Building ultra-low-power low-frequency digital circuits with high-speed devices
    Bol, David
    Ambroise, Renaud
    Flandre, Denis
    Legat, Jean-Didier
    [J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1404 - 1407
  • [4] Ultra-low-power and high-speed SiGe base bipolar transistors for wireless telecommunication systems
    Kondo, M
    Oda, K
    Ohue, E
    Shimamoto, H
    Tanabe, M
    Onai, T
    Washio, K
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (06) : 1287 - 1294
  • [5] Bulk CMOS device optimization for high-speed and ultra-low power operations
    Bero, Brent
    Nyathi, Jabulani
    [J]. IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 221 - +
  • [6] Ultra-low-power sensor networks in nanometer CMOs
    Gielen, Georges
    [J]. ISSCS 2007: International Symposium on Signals, Circuits and Systems, Vols 1 and 2, 2007, : 1 - 2
  • [7] An ultra-low-voltage ultra-low-power CMOS active mixer
    Shirazi, Amir Hossein Masnadi
    Mirabbasi, Shahriar
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 77 (03) : 513 - 528
  • [8] Hybrid CMOS/BEOL-NEMS Technology for Ultra-Low-Power IC Applications
    Xu, Nuo
    Sun, Jeff
    Chen, I-Ru
    Hutin, Louis
    Chen, Yenhao
    Fujiki, Jun
    Qian, Chuang
    Liu, Tsu-Jae King
    [J]. 2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [9] An ultra-low-voltage ultra-low-power CMOS active mixer
    Amir Hossein Masnadi Shirazi
    Shahriar Mirabbasi
    [J]. Analog Integrated Circuits and Signal Processing, 2013, 77 : 513 - 528
  • [10] A low-power high-speed hybrid CMOS full adder for embedded system
    Tung, Chiou-Kou
    Hung, Yu-Cherng
    Shieh, Shao-Hui
    Huang, Guo-Shing
    [J]. PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 199 - +