Multi-Processor SoC-Based Design Methodologies Using Configurable and Extensible Processors

被引:0
|
作者
Grant Martin
机构
[1] Tensilica,
[2] Inc.,undefined
来源
关键词
MPSoC; multiprocessor system-on-chip; configurable processor; instruction-set extension; electronic system-level design; programming models; dataflow;
D O I
暂无
中图分类号
学科分类号
摘要
The growing interest in multiprocessor system-on-chip (MPSoC) design, or ‘multicore’ processors, has resulted in some confusion between the various types of multiprocessor architectures and their suitability in different application spaces. In particular, there are clear differences between the general-purpose, symmetric multiprocessor (SMP) approaches, and the application-specific, asymmetric multiprocessor (AMP) architectures. Configurable and extensible processors are especially suited for the AMP approach, yet their flexibility means that new design methodologies and tools must be developed to allow effective utilisation of multiple instruction-set processors in a complex design. Configurable and extensible processors are especially well suited for data-intensive computational tasks, such as are found in many signal and image processing applications, including audio, video, and wireless and wired networking. A design methodology for such applications must pay careful attention to the right programming models, and dataflow styles of processing seem a natural fit to the application space. In this paper, we describe a design methodology, flow and tools for MPSoC design using configurable and extensible processors that is especially interesting for data-intensive dataflow style applications. Some of the issues involved in this design approach are used to highlight opportunities for ongoing research.
引用
收藏
页码:113 / 127
页数:14
相关论文
共 50 条
  • [1] Multi-processor SoC-based design methodologies using configurable and extensible processors
    Martin, Grant
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 53 (1-2): : 113 - 127
  • [2] System level design methodologies in the multi-processor SoC era
    Imai, Masaharu
    [J]. 2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : XIX - XIX
  • [3] Configurable multi-processor architecture and its processor element design
    Nishimura, Tsutomu
    Miki, Takuji
    Sugiura, Hiroaki
    Matsumoto, Yuki
    Kobayashi, Masatsugu
    Kato, Toshiyuki
    Eda, Tsutomu
    Yamauchi, Hironori
    [J]. ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 124 - +
  • [4] Multi-Processor Debug in SoC and Processor designs
    Penner, Bill
    [J]. 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [5] FPGA Based Embedded Homogenous and Hetrogenous Multi-processor SoC Design: A Review
    Yousif, Omar F.
    Salih, Muataz Hameed
    Ahmed, R. Badlishah
    Hasnawi, Layth Abdul Kareem
    Al-Janabi, R. Kh.
    [J]. 2014 IEEE CONFERENCE ON OPEN SYSTEMS (ICOS), 2014, : 99 - 104
  • [6] A Scalable Bootloader and Debugger Design for An NoC-based Multi-processor SoC
    Hartono, Dicky
    Ng, M. S.
    Lim, Z. N.
    Lee, S. W.
    Yap, V. V.
    Tang, C. M.
    [J]. 2015 3RD INTERNATIONAL CONFERENCE ON NEW MEDIA STUDIES (CONMEDIA), 2015,
  • [7] MPARM: Exploring the multi-processor SoC design space with SystemC
    Benini, L
    Bertozzi, D
    Bogliolo, A
    Menichelli, F
    Olivieri, M
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 41 (02): : 169 - 182
  • [8] MPARM: Exploring the Multi-Processor SoC Design Space with SystemC
    Luca Benini
    Davide Bertozzi
    Alessandro Bogliolo
    Francesco Menichelli
    Mauro Olivieri
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2005, 41 : 169 - 182
  • [9] A generic wrapper architecture for multi-processor SoC cosimulation and design
    Yoo, S
    Nicolescu, G
    Lyonnard, D
    Baghdadi, A
    Jerraya, AA
    [J]. PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, : 195 - 200
  • [10] Architecture for multi-processor SoC platform using dedicated channels
    Lee, G
    Park, SC
    [J]. Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 525 - 529