共 44 条
- [21] Study on the SMT Chip Resistor Solder Joint Two-Dimensional Quality of Information Extraction Based On VC plus ADVANCED MANUFACTURING SYSTEMS, PTS 1-3, 2011, 201-203 : 704 - 707
- [22] Optimization of stress and related parameters of BGA solder joint with void defect under torsional load 2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
- [23] Evaluation of Fatigue Life Considering Fillet Shape and Microstructure Nonuniformity of Solder Joint in Chip Resistor 2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 57 - 61
- [24] Effect of Thermal Cycle Conditions on Thermal Fatigue Life of Chip Size Package Solder Joint ADVANCES IN FRACTURE AND DAMAGE MECHANICS VII, 2008, 385-387 : 433 - +
- [26] Stress Analysis and Optimization of BGA Solder Joints Under Thermal Fatigue Loading by Solder Joint Structural Parameters 2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
- [27] Packaging parameters analysis of stacked chip BGA with optimal equivalent solder for fatigue reliability optimization 2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 835 - 840
- [28] Modeling Correlation for Solder Joint Fatigue Life Estimation in Wafer-Level Chip Scale Packages 2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2015, : 65 - 68
- [30] Solder Joint Geometry Effects on Thermomechanical Fatigue Lifetime of End-Capped Chip Component Assemblies IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (01): : 130 - 139