Multimodal background subtraction for high-performance embedded systems

被引:0
|
作者
Giuseppe Cocorullo
Pasquale Corsonello
Fabio Frustaci
Lorena-de-los-Angeles Guachi-Guachi
Stefania Perri
机构
[1] DIMES - University of Calabria,Department of Informatics, Modeling, Electronics and System Engineering
来源
关键词
Image processing; Video systems; Background subtraction;
D O I
暂无
中图分类号
学科分类号
摘要
In many computer vision systems, background subtraction algorithms have a crucial importance to extract information about moving objects. Although color features have been extensively used in several background subtraction algorithms, demonstrating high efficiency and performances, in actual applications the background subtraction accuracy is still a challenge due to the dynamic, diverse and complex background types. In this paper, a novel method for the background subtraction is proposed to achieve low computational cost and high accuracy in real-time applications. The proposed approach computes the background model using a limited number of historical frames, thus resulting suitable for a real-time embedded implementation. To compute the background model as proposed here, pixels grayscale information and color invariant H are jointly exploited. Differently from state-of-the-art competitors, the background model is updated by analyzing the percentage changes of current pixels with respect to corresponding pixels within the modeled background and historical frames. The comparison with several traditional and real-time state-of-the-art background subtraction algorithms demonstrates that the proposed approach is able to manage several challenges, such as the presence of dynamic background and the absence of frames free from foreground objects, without undermining the accuracy achieved. Different hardware designs have been implemented, for several images resolutions, within an Avnet ZedBoard containing an xc7z020 Zynq FPGA device. Post-place and route characterization results demonstrate that the proposed approach is suitable for the integration in low-cost high-definition embedded video systems and smart cameras. In fact, the presented system uses 32 MB of external memory, 6 internal Block RAM, less than 16,000 Slices FFs, a little more than 20,000 Slices LUTs and it processes Full HD RGB video sequences with a frame rate of about 74 fps.
引用
收藏
页码:1407 / 1423
页数:16
相关论文
共 50 条
  • [1] Multimodal background subtraction for high-performance embedded systems
    Cocorullo, Giuseppe
    Corsonello, Pasquale
    Frustaci, Fabio
    Guachi-Guachi, Lorena-de-los-Angeles
    Perri, Stefania
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2019, 16 (05) : 1407 - 1423
  • [2] Independent multimodal background subtraction
    Bloisi, Domenico
    Iocchi, Luca
    [J]. COMPUTATIONAL MODELLING OF OBJECTS REPRESENTED IN IMAGES: FUNDAMENTALS, METHODS AND APPLICATIONS III, 2012, : 39 - 44
  • [3] On tools for modeling high-performance embedded systems
    Nambiar, A
    Chaudhary, V
    [J]. EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005, 2005, 3824 : 360 - 370
  • [4] MICROPROCESSORS KOMDIV FOR HIGH-PERFORMANCE EMBEDDED SYSTEMS
    Bobkov, S. G.
    [J]. INFORMATION TECHNOLOGY IN INDUSTRY, 2019, 7 (03): : 5 - 9
  • [5] Scalable Embedded Systems: Towards the Convergence of High-Performance and Embedded Computing
    Giorgi, Roberto
    [J]. PROCEEDINGS IEEE/IFIP 13TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING 2015, 2015, : 148 - 153
  • [6] A GPU-based Algorithm-specific Optimization for High-performance Background Subtraction
    Zhang, Chulian
    Tabkhi, Hamed
    Schirner, Gunar
    [J]. 2014 43RD INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING (ICPP), 2014, : 182 - 191
  • [7] QoS for high-performance smt processors in embedded systems
    Cazorla, FJ
    Ramirez, A
    Valero, M
    Knijnenburg, PMW
    Sakellariou, R
    Fernández, E
    [J]. IEEE MICRO, 2004, 24 (04) : 24 - 31
  • [8] Implementation of Java Accelerator for High-Performance Embedded Systems
    Kimura, Motoki
    Miki, Morgan Hirosuke
    Onoye, Takao
    Shirakawa, Isao
    [J]. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2003, E86-A (12) : 3079 - 3088
  • [9] Modeling and Formal Validation of High-Performance Embedded Systems
    Gamatic, Abdoulaye
    Rutten, Eric
    Yu, Huafeng
    Boulet, Pierre
    Dekeyser, Jean-Luc
    [J]. PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING, 2008, : 215 - +
  • [10] Speedups in embedded systems with a high-performance coprocessor datapath
    Galanis, Michalis D.
    Dimitroulakos, Gregory
    Tragoudas, Spyros
    Goutis, Costas E.
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (03)