Computational simulation of flip-chip underfill encapsulation process

被引:0
|
作者
Gao, ZH
Xue, H
Liu, GR
Cui, CQ
机构
[1] Natl Univ Singapore, Dept Mech & Prod Engn, Singapore 117548, Singapore
[2] Inst Microelect, Singapore, Singapore
关键词
underfill encapsulant; capillary force; VOF model; surface tension;
D O I
暂无
中图分类号
O3 [力学];
学科分类号
08 ; 0801 ;
摘要
The present work is focused on the study of the encapsulant underfill process between the chip material and the substrate. Two-dimensional transient underfill process is simulated using the computational fluid dynamics (CFD) code FLUENT. The volume of fluid (VOF) model is used to trace the flow leading edge. The simulation results are compared with the analytical predictions for fully developed 2-D flow and the experimental results in term of process lime with different encapsulant materials and gap distances between the chip and the substrate. Reasonable agreement has been achieved. Parameters affecting the processing time are discussed.
引用
收藏
页码:569 / 573
页数:5
相关论文
共 50 条
  • [41] High thermally conductive underfill for flip-chip applications
    Suzuki, K
    Suzuki, O
    Muramatu, K
    Yuda, T
    Isobe, K
    Maruyama, H
    Fukuyama, H
    [J]. INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 2001, : 46 - 50
  • [42] Cure kinetics of advanced flip-chip underfill materials
    Hsu, DT
    Kim, HK
    Shi, FG
    Chungpaiboonpatana, S
    Davidson, C
    Adams, JM
    [J]. LOW AND HIGH DIELECTRIC CONSTANT MATERIALS: MATERIALS SCIENCE, PROCESSING, AND RELIABILITY ISSUES AND THIN FILM MATERIALS FOR ADVANCED PACKAGING TECHNOLOGIES, 2000, 99 (07): : 209 - 217
  • [43] New underfill material attacks flip-chip challenges
    不详
    [J]. SOLID STATE TECHNOLOGY, 1999, 42 (09) : 24 - 24
  • [44] Study of RF flip-chip assembly with underfill epoxy
    Zhang, WG
    Su, BZ
    Feng, ZP
    Gupta, KC
    Lee, YC
    [J]. 1998 INTERNATIONAL CONFERENCE ON MULTICHIP MODULES AND HIGH DENSITY PACKAGING, PROCEEDINGS, 1998, : 53 - 57
  • [45] Flow properties of underfill materials in flip-chip packaging
    Wang, JL
    [J]. 2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 184 - 189
  • [46] The effect of underfill epoxy on warpage in flip-chip assemblies
    Zhang, WG
    Wu, D
    Su, BZ
    Hareb, SA
    Lee, YC
    Masterson, BP
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1998, 21 (02): : 323 - 329
  • [47] Flux/underfill compatibility study for flip-chip manufacturing
    Yamashita, T
    Jiang, T
    [J]. INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 2001, : 37 - 41
  • [48] The effect of underfill and underfill delamination on the thermal stress in flip-chip solder joints
    Rzepka, S
    Korhonen, MA
    Meusel, E
    Li, CY
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 1998, 120 (04) : 342 - 348
  • [49] Numerical simulation of conventional capillary flow and no-flow underfill in flip-chip packaging
    Hashimoto, Tomohisa
    Shin-Ichiro, Tanifuji
    Morinishi, Koji
    Satofuka, Nobuyuki
    [J]. COMPUTERS & FLUIDS, 2008, 37 (05) : 520 - 523
  • [50] ENHANCEMENT OF FLIP-CHIP FATIGUE LIFE BY ENCAPSULATION
    SURYANARAYANA, D
    HSIAO, R
    GALL, TP
    MCCREARY, JM
    [J]. IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1991, 14 (01): : 218 - 223