共 50 条
- [21] Graphical description for Hardware-In-the-Loop simulation [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-5, 2008, : 2506 - 2511
- [22] BGT hardware-in-the-loop simulation facility [J]. TECHNOLOGIES FOR SYNTHETIC ENVIRONMENTS: HARDWARE-IN-THE-LOOP TESTING IV, 1999, 3697 : 2 - 10
- [23] A multimode realtime hardware-in-the-loop simulation [J]. TECHNOLOGIES FOR SYNTHETIC ENVIRONMENTS: HARDWARE-IN-THE-LOOP TESTING V, 2000, 4027 : 74 - 81
- [24] HARDWARE-IN-THE-LOOP SIMULATION FOR AN ACTIVE MISSILE [J]. SIMULATION, 1982, 39 (05) : 159 - 167
- [25] Interface issues in hardware-in-the-loop simulation [J]. 2005 IEEE ELECTRIC SHIP TECHNOLOGIES SYMPOSIUM, 2005, : 39 - 45
- [26] Haptic interface development using a hardware-in-the-loop experimental setup [J]. VECIMS'03: 2003 IEEE INTERNATIONAL SYMPOSIUM ON VIRTUAL ENVIRONMENTS, HUMAN-COMPUTER INTERFACES AND MEASUREMENT SYSTEMS, 2003, : 190 - 193
- [27] Visible imaging simulation in hardware-in-the-loop [J]. System Simulation and Scientific Computing, Vols 1 and 2, Proceedings, 2005, : 701 - 705
- [28] An architecture for robotic hardware-in-the-loop simulation [J]. IEEE ICMA 2006: PROCEEDING OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION, VOLS 1-3, PROCEEDINGS, 2006, : 2162 - +