共 50 条
- [31] CSER: HW/SW Configurable Soft-Error Resiliency for Application Specific Instruction-Set Processors [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 707 - 712
- [32] A software reproduction of virtual memory for deeply embedded systems [J]. COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2006, PT 1, 2006, 3980 : 1000 - 1009
- [33] HW-based Architecture for Runtime Verification of Embedded Software on SoPC systems [J]. 2018 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS 2018), 2018, : 249 - 256
- [34] Genetic Programming based Iterative Improvement Algorithm for HW/SW Cosynthesis of Distributted Embedded Systems [J]. PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON SENSOR NETWORKS (SENSORNETS), 2021, : 120 - 125
- [35] Fast and accurate timed execution of high level embedded software using HW/SW interface simulation model [J]. ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 469 - 474
- [36] A Student Experiment Method for Learning the Basics of Embedded Software Development Including HW/SW Co-design [J]. 2008 22ND INTERNATIONAL WORKSHOPS ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOLS 1-3, 2008, : 31 - +
- [37] GISEES: Automatic generation of instruction-set extensions for embedded systems [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2011, 39 (09): : 2026 - 2033
- [38] Instruction-set customization for real-time embedded systems [J]. 2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1472 - 1477
- [39] Software development tool generation method suitable for instruction set extension of embedded processors [J]. IPSJ Trans. Syst. LSI Des. Methodol., 1600, (207-221):
- [40] GP-based Methodology for HW/SW Co-synthesis of Multiprocessor Embedded Systems with Increasing Number of Individuals Obtained by Mutation [J]. PECCS 2015 PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON PERVASIVE AND EMBEDDED COMPUTING AND COMMUNICATION SYSTEMS, 2015, : 275 - 280